

FEATURES AND BENEFITS

- Standby mode
- Sensorless operation
- Low-noise sinusoidal modulation
- Quiet startup
- Low R_{DSON} power MOSFETs
- Minimal external components
- PWM speed input
- FG speed output
- Lock detection
- Soft start
- Short-circuit protection (OCP)
- Overcurrent limit (OCL)

PACKAGES:

10-lead SSOP (suffix LN)



10-lead eSOIC with exposed thermal pad (suffix LK)

DESCRIPTION The A5936 three phase

The A5936 three phase motor driver incorporates sinusoidal drive to minimize vibration for fan applications.

A sinusoidal voltage profile is applied to the windings of the motor at startup to quickly and quietly start up and gradually ramp up the motor to desired speed.

The motor speed is controlled by applying a duty cycle command to the PWM input. The PWM input is allowed to operate over a wide frequency range.

The A5936 is available in a 10-lead SSOP (suffix LN), and a 10-lead eSOIC with exposed power pad (suffix LK). The packages are lead (Pb) free, with 100% matte-tin leadframe plating.

TYPICAL APPLICATION



SELECTION GUIDE

Part Number	mber Ambient Temperature Range Packing		Package
A5936GLKTR-T	–40°C to 105°C	3000 pieces per 13-inch reel	10-lead eSOIC with exposed thermal pad
A5936GLNTR-T	–40°C to 105°C	3000 pieces per 13-inch reel	10-lead SSOP

ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Notes	Value	Unit
Supply Voltage	V	t _w < 10 ms	20	V
Supply Voltage	V _{BB}		18	V
Logic Input Voltage Range	V _{IN}	PWM, DMD	–0.3 to 6	V
Logic Output	Vo	FG	V _{BB}	V
Analog Input Range	V _{IN}	ACC	–0.3 to V _{REF}	V
Output Current	I _{OUT}		I _{OCL}	A
Output Voltage	V _{OUT}	OUTA, OUTB, OUTC	V _{BB} + 1	V
Operating Temperature Range	T _A	G temperature range	-40 to 105	°C
Maximum Junction Temperature	T _J (max)		150	°C
Storage Temperature	T _{stg}		–55 to 150	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Package	Test Conditions	Value	Unit
	LK		2-sided PCB with 1 in. ² copper	35	°C/W
Package Thermal Resistance	$R_{\theta JA}$	LN	2-sided PCB with 1 in. ² copper	100	°C/W

Terminal List Table

Name	Pin Number		Function		
Name	LN	LK	Function		
PWM	1	1	Logic input – speed demand		
FG	2	2	Output signal		
VBB	3	3	Input supply		
OUTA	4	4	Motor terminal		
OUTB	5	5	Motor terminal		
GND	6	6	Ground		
OUTC	7	7	Motor terminal		
VREF	8	8	Reference voltage output		
DMD	9	9	Logic input		
ACC	10	10	Analog input		
PAD	-	PAD	Thermal pad		



Package LK Pinouts

_	
PWM 1	10 ACC
FG 2	9 DMD
VBB 3	8 VREF
OUTA 4	7 OUTC
OUTB 5	6 GND

Package LN Pinouts



ELECTRICAL CHARACTERISTICS: Valid at $T_A = 25$ °C, $V_{BB} = 5$ to 16 V, unless otherwise specified

Characteristic	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
V/DD Summer Summer	I _{BB}	Active Mode (PWM duty < DC_ON)	_	7.5	10	mA
VBB Supply Current	I _{BBS}	Standby Mode	_	<1	10	μA
VREF Output Voltage	V _{REF}	I = 0 to 5 mA	2.85	2.9	2.95	V
Logic Input Low Level	V _{IL}		0.8	-	-	V
Logic Input High Level	V _{IH}		_	-	2	V
Logic Input Hysteresis	V _{HYS}		200	300	600	mV
Input Current (DMD, PWM, ACC)	I _{IN}		-10	<1	10	μA
Output Saturation Voltage (FG)	V _{SAT}	I = 5 mA	_	-	0.3	V
Output Leakage (FG)	I _{FG}	V = 16 V, PWM = Low	_	-	5	μA
POWER DRIVER					·	
Total Driver On-Resistance	R _{DS(on)}	I = 1 A, T _J = 25°C, V _{BB} = 8 V	_	1	1.25	Ω
(Sink + Source)		Source driver	_	650	-	mΩ
		Sink driver	_	350	_	mΩ
		I = 1 A, T _J = 25°C, V _{BB} = 4 V	_	-	2	Ω
Motor PWM Frequency	f _{PWMOUT}		23.4	24.4	25.4	kHz
PWM Duty Cycle Range	f _{PWMIN}		0.1	-	100	kHz
Duty Cycle On Threshold	DC _{ON}		_	10	_	%
Duty Cycle Off Threshold	DC _{OFF}		-	7.4	-	%
ACC Accuracy	V _{ACC}	Relative to Parameter Table Target	-40	-	40	mV
PROTECTION					•	
Lock Protection	t _{OFF}		4.8	5	5.2	s
		V _{BB} rising	_	4.7	4.9	V
VBB Undervoltage Lockout (UVLO)	V _{BBUVLO}	V _{BB} falling	_	3.85	3.95	V
VBB UVLO Hysteresis	V _{BBUVLOHYS}		_	850	_	mV
Overcurrent Limit	I _{OCL}		1.5	2	3	A
Thermal Shutdown Temperature	T _{JTSD}	Temperature increasing	150	165	180	°C
Thermal Shutdown Hysteresis	ΔTJ	Recovery = $T_{JTSD} - \Delta T_J$	_	35	_	°C

Note 1: Specified limits are tested at a single temperature and assured across the operating temperature range by design and characterization.



FUNCTIONAL DESCRIPTION

The A5936 targets fan applications to meet the objectives of low audible noise, minimal vibration, and high efficiency. Allegro's proprietary control algorithm results in a sinusoidal current waveshape that adapts to a variety of motor characteristics to dynamically optimize efficiency across a wide range of speeds.

The speed of the fan can be controlled by voltage mode (control of power supply amplitude) or variable duty cycle PWM input. Use of the PWM input allows overall system cost savings by eliminating the requirement of an external variable power supply. Operation down to 4 V can be achieved to allow the IC to fit into legacy systems with voltage mode operation.

The PWM input is measured and converted to a 9-bit number.

This 9-bit "demand" is applied to a PWM generator block to create the modulation profile. The modulation profile is applied to the three motor outputs, with 120-degree phase relationship, to create the sinusoidal current waveform as shown in Figure 1.

A BEMF detection "window" is opened on phase A modulation profile to measure the rotor position so as to define the modulation timing. The control system maintains the window to a small level to minimize the disturbance and approximate the ideal sinusoidal current waveform as much as possible.

Protection features include lock detection with restart, overcurrent limit, motor output short circuit, supply undervoltage monitor, and thermal shutdown.



Figure 1: Sinusoidal PWM



Lock Detect. Speed is monitored to determine if rotor is locked. If a lock condition is detected, the IC will be disabled for t_{OFF} before an auto-restart is attempted.

Standby Mode. Standby mode can be achieved by holding PWM pin low for longer than the Lock off-time. The IC powers up in standby mode. Standby mode is released after a short pulse (>1 μ s) is applied to PWM pin. During standby mode, V_{REF} is powered down to allow minimum current draw.

FG. Open-drain output provides speed information to the system. For the default setting, FG changes state one period per electrical revolution of the motor (as shown in Figure 1).

Current Limit. Load current is monitored on the low-side MOS-FET. If the current has reached I_{OCL} , the source drivers will turn off for the remaining time of the PWM cycle. ACC. Startup setting selection (see Startup section).

DMD. Startup setting selection (see Startup section).

PWM. A duty cycle measurement circuit converts the applied duty to a demand value (9-bit resolution) to control speed of the fan. The motor drive will be enabled if duty is larger than DC_ON. The PWM input is filtered to prevent spurious noise from turning on or off unexpectedly.

Power Supply Modulation. Speed can be controlled simply by varying the power supply voltage. Motor drive will be enabled and disabled at undervoltage rising and falling thresholds. To use this method of speed control, pullup PWM pin to VBB with 50 k Ω resistor.



Figure 2: PWM Speed Input Characteristic



Quiet Startup Operation



Figure 3: Applied Demand (Modulated Voltage) and Resultant (I_{OUT}) Typical Wave During Startup

A5936 achieves quiet startup with the following sequence:

- 1. The Demand value is selected by combination of logic level on DMD voltage applied to pin ACC.
- 2. Slowly ramp PWM duty from low value to a chosen Open-Loop Demand level by applying one cycle of sine drive at frequency of 812 mHz.
- 3. Ramp up frequency of open-loop sinusoidal modulation for 1.6 s. The acceleration value is selected by voltage applied to pin ACC.
- 4. Switch to position measurement mode, and apply an initial soft-start demand level of 51% of the level applied during acceleration stage.
- 5. Hold the PWM duty at same level for 500 ms. This short delay helps the motor synchronize.

- 6. Ramp up duty to final value:
 - A. Time to ramp to final value depends on initial demand (V_{INIT}), V_{BB}, and applied input duty (DC_EXT).
 - B. The ramp rate is 15 ms/count for duty < 25% and 7.5 ms/ count for duty cycles > 25%

Example:

 $V_{BB} = 12 \text{ V}, V_{INIT} = 6 \text{ V}, DC_EXT = 80\%$

Initial Soft-Start Demand = $[(V_{INIT}/V_{BB}) \times 51\%] =$ 25.5% \rightarrow Counts = 511 \times 25.5% = 130 DC_EXT = 80% \rightarrow Counts = 511 \times 80% = 409 T RAMP = (409 - 130) \times 7.5 ms/count \rightarrow 2 s



Startup Adjustment

Various permutations of startup parameters are chosen via lookup table with A/D conversion.

Sixteen choices of startup parameters are selected by applying voltage at pin ACC.

Choose resistor divider ratio from the table below. The circuit compensates for minor variation of V_{REF} . It is recommended to select R1+R2 in range 10 to 200 k Ω . ACC must be connected to a voltage between VREF and GND and should not be left open circuit.

The parameters are loaded at power-on. When testing, $\rm V_{BB}$ must be powercycled to check new values.



Figure 4

ACC	Resistor Ratio (R2/R1+R2)	Code	Standard Values (kΩ) R1	Standard Values (kΩ) R2	Acceleration (Hz/s)	V _{INIT} (V) During Open Loop (DMD = HI)	V _{INIT} (V) During Open Loop (DMD = LO)	Max. Electrical Frequency (Hz)
GND	n/a	0	n/a	n/a	3.1	6	3	500
0.322	0.112	1	90.9	11.5	5.1	6	3	500
0.644	0.223	2	34.8	10	7	6	3	500
0.966	0.335	3	102	51.1	9	6	3	500
1.288	0.446	4	9.09	11.5	10.9	6	3	500
1.610	0.558	5	9.09	11.5	14.8	6	3	500
1.932	0.669	6	11.5	23.2	18.8	6	3	500
2.254	0.781	7	2.8	10	26.6	6	3	500
V _{REF}	n/a	8	n/a	n/a	26.6	2	1	1000

Note: ACC Target voltages based on V_{REF} of 2.885 V



APPLICATION INFORMATION



Figure 5: Typical Application Circuit

Name	Suggested Value	Comment
C _{VREF}	0.1 µF, X5R, 10 V	Ceramic capacitor required
C _{VBB}	4.7 to 47 μF	Power Supply Stabilization – Electrolytic or ceramic OK.
R _{FG}	10 kΩ	Optional – pullup resistor for speed feedback
D1	Not Installed	May be required to isolate motor from system or for reverse polarity protection
ZD1	SMBJ14A	Optional TVS to limit maximum V _{BB} due to transients due to motor generation or power line. Suggested to clamp below 18 V (EX: Fairchild SMBJ14A). Typically required if blocking diode D1 is used.
R _{PWM}	1 kΩ	Optional – If PWM wired to connector – R_{PWM} will isolate IC pin from noise or overvoltage transients.

Layout Notes

- 1. Add thermal vias to exposed pad area.
- 2. Add ground plane on top and bottom of PCB.
- 3. Place C_{VREF} and C_{VBB} as close as possible to IC , connected to GND plane.



PIN DIAGRAMS







Package LK, 10-Lead eSOIC with Exposed Pad

Reference land pattern layout; all pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances; when mounting on a multilayer PCB, thermal vias at the exposed thermal pad land can improve thermal dissipation (reference EIA/JEDEC Standard JESD51-5)



Package LN, 10-Lead SSOP









<u>PCB Layout Reference View</u>

For Reference Only; not for tooling use Dimensions in millimeters Dimensions exclusive of mold flash, gate burrs, and dambar protrusions Exact case and lead configuration at supplier discretion within limits shown

- A Terminal #1 mark area
- Branding scale and appearance at supplier discretion
- Reference land pattern layout. All pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances; when mounting on a multilayer PCB, thermal vias near the pin lands can improve thermal dissipation (reference EIA/JEDEC Standard JESD51-7)



Revision History

Number	Date	Description
-	February 13, 2017	Initial release
1	June 26, 2017	Corrected typo in Figure 1
2	July 5, 2018	Minor editorial updates
3	July 15, 2019	Minor editorial updates

Copyright 2019, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

<u>Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of</u> <u>Allegro's product can reasonably be expected to cause bodily harm.</u>

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com

