



# **DRV101**

www.ti.com

SBVS008B - JANUARY 1998 - REVISED MAY 2009

# **PWM SOLENOID/VALVE DRIVER**

### **FEATURES**

- HIGH OUTPUT DRIVE: 2.3A
- WIDE SUPPLY RANGE: +9V to +60V
- COMPLETE FUNCTION PWM Output Internal 24kHz Oscillator Digital Control Input Adjustable Delay and Duty Cycle Over/Under Current Indicator
- FULLY PROTECTED Thermal Shutdown with Indicator Internal Current Limit
- PACKAGES: 7-Lead TO-220 and 7-Lead Surface-Mount DDPAK

### APPLICATIONS


- ELECTROMECHANICAL DRIVERS: Solenoids Positioners Actuators High Power Relays/Contactors Valves Clutch/Brake
- FLUID AND GAS FLOW SYSTEMS
- INDUSTRIAL CONTROL
- FACTORY AUTOMATION
- PART HANDLERS
- PHOTOGRAPHIC PROCESSING
- ELECTRICAL HEATERS
- MOTOR SPEED CONTROL
- SOLENOID/COIL PROTECTORS
- MEDICAL ANALYZERS

## DESCRIPTION

The DRV101 is a low-side power switch employing a pulse-width modulated (PWM) output. Its rugged design is optimized for driving electromechanical devices such as valves, solenoids, relays, actuators, and positioners. The DRV101 is also ideal for driving thermal devices such as heaters and lamps. PWM operation conserves power and reduces heat rise, resulting in higher reliability. In addition, adjustable PWM allows fine control of the power delivered to the load. Time from dc output to PWM output is externally adjustable.

The DRV101 can be set to provide a strong initial closure, automatically switching to a soft hold mode for power savings. Duty cycle can be controlled by a resistor, analog voltage, or digital-to-analog converter for versatility. A flag output indicates thermal shutdown and over/under current limit. A wide supply range allows use with a variety of actuators.

The DRV101 is available in a 7-lead staggered TO-220 package and a 7-lead surface-mount DDPAK plastic power package. It is specified over the extended industrial temperature range of  $-40^{\circ}$ C to  $+85^{\circ}$ C.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



# **SPECIFICATIONS**

At  $T_{C}$  = +25°C,  $V_{S}$  = +24V, Load = 100 $\Omega$  || 1000pF, and 4.99k $\Omega$  Flag pullup to +5V, unless otherwise noted.


			DRV101T, F				
PARAMETER	COMMENTS	MIN	ТҮР	МАХ	UNITS		
OUTPUT							
Output Saturation Voltage, Sink	I <sub>O</sub> = 1A		+0.8	+1	V		
	$I_0 = 0.1A$		+0.2	+0.3	V		
Current Limit		1.9	2.3	3	А		
Under-Scale Current <sup>(1)</sup>			23		mA		
Leakage Current	Output Transistor Off, $V_S = V_O = +60V$		±0.01	±1	mA		
DIGITAL CONTROL INPUT <sup>(2)</sup>							
V <sub>CTR</sub> Low (output disabled)		0		+1.2	V		
V <sub>CTR</sub> High (output enabled)		+2.2		+5.5	V		
I <sub>CTR</sub> Low (output disabled)	V <sub>CTR</sub> = 0V		-80		μA		
I <sub>CTR</sub> High (output enabled)	$V_{CTR} = +5V$		20		μA		
Propagation Delay	On-to-Off and Off-to-On		2		μs		
DELAY TO PWM <sup>(3)</sup>	dc to PWM Mode				r		
Delay Equation <sup>(4)</sup>		Delay f	l to PWM ≈ C <sub>D</sub> ∙	10 <sup>6</sup> (C <sub>2</sub> in E)	s		
Delay Time	$C_D = 0.1 \mu F$	80	95	10 (00 111)	ms		
Minimum Delay Time <sup>(5)</sup>	$C_D = 0$	00	15	110	μs		
DUTY CYCLE ADJUST							
Duty Cycle Range			10 to 90		%		
Duty Cycle Accuracy	50% Duty Cycle, $R_{PWM} = 28.7 k\Omega$		±2	±5	%		
	50% Duty Cycle, $V_{\text{S}} = V_{\text{O}} = +9V$ to +60V		±1	±5	%		
vs Supply Voltage Nonlinearity <sup>(6)</sup>	10% to 80% Duty Cycle		2	15	% % FSR		
•			2		76 T SK		
DYNAMIC RESPONSE							
Output Voltage Rise Time	$V_{O} = 10\%$ to 90% of $V_{S}$		1	2.5	μs		
Output Voltage Fall Time	$V_{\rm O}$ = 90% to 10% of $V_{\rm S}$		0.1	2.5	μs		
Oscillator Frequency		19	24	29	kHz		
FLAG							
Normal Operation	20k $\Omega$ Pull-Up to +5V, I <sub>O</sub> < 1.5A	+4	+4.9		V		
Fault <sup>(7)</sup>	Sinking 1mA		+0.2	+0.8	V		
Sink Current	$V_{\overline{FLAG}} = 0.4V$		2		mA		
Under-Current Flag: Set			4		μs		
Reset			2		μs		
Over-Current Flag: Set			2		μs		
Reset			2		μs		
THERMAL SHUTDOWN							
Junction Temperature							
Shutdown			+165		°C		
Reset from Shutdown			+150		°C		
POWER SUPPLY							
Specified Operating Voltage			+24		V		
Operating Voltage Range		+9		+60	V		
Quiescent Current	I <sub>O</sub> = 0		3.5	5	mA		
TEMPERATURE RANGE							
Specified Range		-40		+85	°C		
Operating Range		-55		+125	°C		
Storage Range		-65		+150	°C		
Thermal Resistance, $\theta_{IC}$							
7-Lead DDPAK, 7-Lead TO-220			3		°C/W		
Thermal Resistance, $\theta_{JA}$			-				
7-Lead DDPAK, 7-Lead TO-220	No Heat Sink		65		°C/W		

NOTES:(1) Under-scale current for  $T_C < 100^{\circ}C$ —see Under-Scale Current vs Temperature typical performance curve. (2) Logic High enables output (normal operation). (3) Constant dc output to PWM (pulse-width modulated) time. (4) Maximum delay is determined by an external capacitor. Pulling the Delay Adjust Pin low corresponds to an infinite (continuous) delay. (5) Connecting the Delay Adjust pin to +5V reduces delay time to 3µs. (6) V<sub>IN</sub> at pin 3 to percent of duty cycle at pin 6. (7) A fault results from over-temperature, over-current, or under-current conditions.





#### **CONNECTION DIAGRAMS**



#### PACKAGE/ORDERING INFORMATION

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Supply Voltage, V <sub>S</sub>	60V
Input Voltage	–0.2V to V <sub>S</sub>
PWM Adjust Input	–0.2V to V <sub>S</sub>
Delay Adjust Input	0.2V to V <sub>S</sub> (24V max)
Operating Temperature Range	40°C to +125°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	+150°C
Lead Temperature (soldering, 10s) <sup>(2)</sup>	+300°C

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. (2) Vapor-phase or IR reflow techniques are recommended for soldering the DRV101F surface-mount package. Wave soldering is not recommended due to excessive thermal shock and "shadowing" of nearby devices.

## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


For the most current package and ordering information, see the Package Ordering Addendum at the end of this data sheet.



#### **PIN DESCRIPTIONS**

PIN #	NAME	DESCRIPTION
Pin 1	Input	The input is compatible with standard TTL levels. The device output becomes enabled when the input voltage is driven above the typical switching threshold, 1.7V. Below this level, the output is disabled. With no connection to the pin, the input level rises to 3.4V. Input current is $20\mu$ A when driven high and $80\mu$ A with the input low. The input may be momentarily driven to the power supply (V <sub>S</sub> ) without damage.
Pin 2	Delay Adjust	This pin sets the duration of the initial 100% duty cycle before the output goes into PWM mode. Leaving this pin floating results in a delay of approximately 15 $\mu$ s, which is internally limited by parasitic capacitance. Minimum delay may be reduced to less than 3 $\mu$ s by tying the pin to 5V. This pin connects internally to a 3 $\mu$ A current source from V <sub>S</sub> and to a 3V threshold comparator. When the pin voltage is below 3V, the output device is 100% on. The PWM oscillator is not synchronized to the Input (pin 1), so the first pulse may be extended by any portion of the programmed duty cycle.
Pin 3	Duty Cycle Adjust (PWM)	Internally, this pin connects to the input of a comparator and a $19k\Omega$ resistor to ground. It is driven by a 200µA current source from V <sub>S</sub> . The voltage at this node linearly sets the duty cycle. Duty cycle can be programmed with a resistor, analog voltage, or output of a D/A converter. The active voltage range is from 0.75V to 3.7V to facilitate the use of single-supply control electronics. At 0.75V (or R <sub>PWM</sub> = 3.5kΩ), duty cycle is near 90%. Swing to ground should be limited to no lower than 0.1V. PWM frequency is a constant 24kHz.
Pin 4	Ground	This pin is electrically connected to the package tab. It must be connected to system ground for the DRV101 to function. It carries the 3.5mA quiescent current plus the load current when the device is on.
Pin 5	Vs	This is the power supply pin. Operating range is +9V to +60V.
Pin 6	Out	The output is the collector of a power npn with the emitter connected to ground. Low power dissipation in the DRV101 is attained by the low saturation voltage and the fast switching transitions. Fall time is less than 75ns, rise time depends on load impedance. Base drive to the power device is limited with light loads to control turn-off delay. The response of this circuit causes the brief dip in saturation voltage after turn on. A flyback diode is needed with inductive loads to conduct the load current during the off cycle. The external diode should be selected for low forward voltage. The internal clamp diode provides protection but should not be used to conduct load currents greater than 0.5A.
Pin 7	Flag	Normally high (active low), the Flag signals either an over-temperature, over-current, or under-current fault. The over/under- current flags are true only when the output is on (constant dc output or the "on" portion of PWM mode). A thermal fault (thermal shutdown) occurs when the die surface reaches approximately 165°C and latches until the die cools to 150°C. Its output requires a pull-up resistor. It can typically sink two milliamps, sufficient to drive a low-current LED.

#### LOGIC BLOCK DIAGRAM











## **TYPICAL PERFORMANCE CURVES**


At T<sub>C</sub> = +25°C and V<sub>S</sub> = +24V, unless otherwise noted.





















# TYPICAL PERFORMANCE CURVES (CONT)

At  $T_C$  = +25°C and  $V_S$  = +24V, unless otherwise noted.











# **TYPICAL PERFORMANCE CURVES (CONT)**

At T<sub>C</sub> = +25°C and V<sub>S</sub> = +24V, unless otherwise noted.









# **BASIC OPERATION**

The DRV101 is a low-side, bipolar power switch employing a pulse-width modulated (PWM) output for driving electromechanical and thermal devices. Its design is optimized for two types of applications; a two-state driver (open/close) for loads such as solenoids and actuators, and a linear driver for valves, positioners, heaters, and lamps. Its wide supply range, adjustable delay to PWM mode, and adjustable duty cycle make it suitable for a wide range of applications. Figure 1 shows the basic circuit connections to operate the DRV101. A  $0.1\mu$ F bypass capacitor is shown connected to the power supply pin.

The Input (pin 1) is compatible with standard TTL levels. Input voltages between +2.2V and +5.5V turn the device output on, while pulling the pin low (0V to +1.2V), shuts the DRV101 output off. Input current is typically  $80\mu$ A.

Delay Adjust (pin 2) and Duty Cycle Adjust (pin 3) allow external adjustment of the PWM output signal. The Delay Adjust pin can be left floating for minimum delay to PWM mode (typically  $15\mu$ s) or a capacitor can be used to set the delay time. Duty cycle of the PWM output can be controlled by a resistor, analog voltage, or D/A converter. Figure 1b provides an example timing diagram with the Delay Adjust pin connected to  $0.1\mu$ F and duty cycle set for 25%. See the "Delay Adjust" and "Duty Cycle Adjust" text for equations and further explanation.

Ground (pin 4) is electrically connected to the package tab. This pin must be connected to system ground for the DRV101 to function. This serves as the load current path to ground, as well as the DRV101 reference ground.

The load (solenoid, valve, etc.) is connected between the supply (pin 5) and output (pin 6). For an inductive load, an external diode across the output is required as shown in Figure 1a. The diode serves to maintain the hold force during PWM operation. For remotely located loads, the external diode should be placed close to the DRV101 (Figure 1a). The internal clamp diode between the output and ground should not be used to carry load current.

The  $\overline{\text{Flag}}$  (pin 7) provides fault status for under-current, over-current, and thermal shutdown conditions. This pin is active low with pin voltage typically +0.3V during a fault condition. A small value capacitor may be needed between  $\overline{\text{Flag}}$  and ground for noisy applications.




FIGURE 1. Basic Circuit Connections and Timing Diagram.



## **APPLICATIONS INFORMATION**

#### POWER SUPPLY

The DRV101 operates from a single +9V to +60V supply with excellent performance. Most behavior remains unchanged throughout the full operating voltage range. Parameters which vary significantly with operating voltage are shown in the Typical Performance Curves.

#### ADJUSTABLE INITIAL 100% DUTY CYCLE

A unique feature of the DRV101 is its ability to provide an initial constant dc output (100% duty cycle) and then switch to PWM mode to save power. This function is particularly useful when driving solenoids which have a much higher pull-in current requirement than hold requirement.

The duration of this constant dc output (before PWM output begins) can be externally controlled with a capacitor connected from Delay Adjust (pin 2) to ground according to the following equation:

Delay Time  $\approx C_{\rm D} \cdot 10^6$ 

(time in seconds, C<sub>D</sub> in Farads)

Leaving the Delay Adjust pin open results in a constant output time of approximately 15 $\mu$ s. The duration of this initial output can be reduced to less than 3 $\mu$ s by connecting the pin to 5V. Table I provides examples of desired "delay" times (constant output before PWM mode) and the appropriate capacitor values or pin connection.

CONSTANT OUTPUT DURATION	CD
3μs	Pin connected to 5V
15μs	Pin open
100μs	100pF
1ms	1nF
100ms	0.1μF

TABLE I. Delay Adjust Pin Connections.

The internal Delay Adjust circuitry is composed of a  $3\mu A$  current source and a 3V comparator as shown in Figure 2. Thus, when the pin voltage is less than 3V, the output device is 100% on (dc output mode).




FIGURE 2. Simplified Circuit Model of the Delay Adjust Pin.

#### ADJUSTABLE DUTY CYCLE

The DRV101's externally adjustable duty cycle provides an accurate means of controlling power delivered to the load. Duty cycle can be set from 10% to 100% with an external resistor, analog voltage, or the output of a D/A converter. Reduced duty cycle results in reduced power dissipation. This keeps the DRV101 and load cooler, resulting in increased reliability for both devices. PWM frequency is a constant 24kHz.

#### **Resistor Controlled Duty Cycle**

Duty cycle is easily programmed with a resistor ( $R_{PWM}$ ) connected between the Duty Cycle Adjust pin and ground. Increased resistor values correspond to decreased duty cycles. Table II provides resistor values for typical duty cycles. Resistor values for additional duty cycles can be obtained from Figure 3. For reference purposes, the equation for calculating  $R_{PWM}$  is included in Figure 3.

DUTY CYCLE	RESISTOR <sup>(1)</sup> R <sub>PWM</sub> (kΩ)	VOLTAGE <sup>(2)</sup> V <sub>PWM</sub> (V)
10	976	3.7
20	205	3.4
30	84.5	3.0
40	46.4	2.6
50	28.7	2.2
60	18.2	1.75
70	11.8	1.35
80	7.50	1.00
90	4.87	0.75

NOTES: (1) Resistor values listed are nearest 1% standard values. (2) Do not drive pin below 0.1V. For additional values, see "Duty Cycle vs Voltage" typical performance curve.

TABLE II. Duty Cycle Adjust.  $T_A = +25^{\circ}C$ ,  $V_S = +24V$ .




FIGURE 3. R<sub>PWM</sub> vs Duty Cycle.



#### Voltage Controlled Duty Cycle

Duty cycle can also be programmed with an analog voltage,  $V_{PWM}$ . With  $V_{PWM} \approx 0.75V$ , duty cycle is near 90%. Increasing this voltage results in decreased duty cycles. Table II provides  $V_{PWM}$  values for typical duty cycles. See the "Duty Cycle vs Voltage" Typical Performance Curve for additional duty cycles.

The Duty Cycle Adjust pin should not be driven below 0.1V. If the voltage source used can go between 0.1V and ground, a series resistor between the voltage source and the Duty Cycle Adjust pin (Figure 4) is required to limit swing. If the pin is driven below 0.1V, the output will be unpredictable.




FIGURE 4. Using a Voltage to Program Duty Cycle.

The DRV101's internal 24kHz oscillator sets the PWM period. This frequency is not externally adjustable. Duty Cycle Adjust (pin 3) is internally driven by a 200 $\mu$ A current source and connects to the input of a comparator and a 19k $\Omega$  resistor as shown in Figure 5. The DRV101's PWM control design is inherently monotonic. That is, a decreased voltage (or resistor value) always produces an increased duty cycle.




FIGURE 5. Simplified Circuit Model of the Duty Cycle Adjust Pin.

#### STATUS FLAG

Flag (pin 7) provides fault indication for under-current, over-current, and thermal shutdown conditions. During a fault condition, Flag output is driven low (pin voltage typically drops to 0.3V). A pull-up resistor, as shown in Figure 6, is required to interface with standard logic. A small value capacitor may be needed between Flag and ground in noisy applications.

Figure 6 gives an example of a non-latching fault monitoring circuit, while Figure 7 provides a latching version. The Flag pin can sink several milliamps, sufficent to drive external logic circuitry or an LED (Figure 8) to indicate when a fault has occurred. In addition, the Flag pin can be used to turn off other DRV101's in a system for chain fault protection.




FIGURE 6. Non-Latching Fault Monitoring Circuit.




FIGURE 7. Latching Fault Monitoring Circuit.








FIGURE 8. LED to Indicate Fault Condition.

#### **Over/Under Current Fault**

An over-current fault occurs when the output current is greater than approximately 2.3A. The status flag is not latched. Since current during PWM mode is switched on and off, the flag output will be modulated with PWM timing (see flag waveforms in the Typical Performance Curves).

An under-current fault occurs when the output current is below the under-scale current threshold (typically 23mA). For example, this function indicates when the load is disconnected. Again, the flag output is not latched, so an undercurrent condition during PWM mode will produce a flag output that is modulated by the PWM waveform. An initial, brief under-current flag normally appears driving inductive loads and may be avoided by adding a parallel resistor sufficient to move the initial current above the under-current threshold. An under-current flag may not appear for case temperatures above 100°C. Avoid adding capacitance to pin 6 (Out) as it may cause momentary current limiting.

#### **Over-Temperature Fault**

A thermal fault occurs when the die reaches approximately 165°C, producing a similar effect as pulling the input low. Internal shutdown circuitry disables the output and resets the Delay Adjust pin. The Flag is latched in the low state (fault condition) until the die has cooled to approximately 150°C. A thermal fault can occur in any mode of operation. Recovery from thermal fault will start in delay mode (constant dc output).

#### PACKAGE MOUNTING

Figure 9 provides recommended PCB layouts for both the TO-220 and DDPAK power packages. The tab of both packages is electrically connected to ground (pin 4). It may be desirable to isolate the tab of TO-220 package from its mounting surface with a mica (or other film) insulator (see




FIGURE 9. TO-220 and DDPAK Solder Footprints.






FIGURE 10. TO-220 Thermal Resistance vs Aluminum Plate Area.




FIGURE 11. DDPAK Thermal Resistance vs Circuit Board Copper Area.

Figure 10). For lowest overall thermal resistance, it is best to isolate the entire heat sink/DRV101 structure from the mounting surface rather than to use an insulator between the semiconductor and heat sink.

For best thermal performance, the tab of the DDPAK surface-mount version should be soldered directly to a circuit board copper area. Increasing the copper area improves heat dissipation. Figure 11 shows typical thermal resistance from junction-to-ambient as a function of the copper area.

#### POWER DISSIPATION

Power dissipation depends on power supply, signal, and load conditions. Power dissipation is equal to the product of output current times the voltage across the conducting output transistor times the duty cycle. Power dissipation can be minimized by using the lowest possible duty cycle necessary to assure the required hold force.

Application Bulletin AB-039 explains how to calculate or measure power dissipation with unusual signals and loads.

#### THERMAL PROTECTION

Power dissipated in the DRV101 will cause the junction temperature to rise. The DRV101 has thermal shutdown circuitry that protects the device from damage. The thermal

protection circuitry disables the output when the junction temperature reaches approximately +165°C, allowing the device to cool. When the junction temperature cools to approximately +150°C, the output circuitry is again enabled. Depending on load and signal conditions, the thermal protection circuit may cycle on and off. This limits the dissipation of the amplifier but may have an undesirable effect on the load.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heat sink. For reliable operation, junction temperature should be limited to  $+125^{\circ}$ C, maximum. To estimate the margin of safety in a complete design (including heat sink), increase the ambient temperature until the thermal protection is triggered. Use worst-case load and signal conditions. For good reliability, thermal protection should trigger more than  $40^{\circ}$ C above the maximum expected ambient condition of your application. This produces a junction temperature of  $125^{\circ}$ C at the maximum expected ambient condition.

The internal protection circuitry of the DRV101 was designed to protect against overload conditions. It was not intended to replace proper heat sinking. Continuously running the DRV101 into thermal shutdown will degrade reliability.



#### **HEAT SINKING**

Most applications will not require a heat sink to assure that the maximum operating junction temperature (125°C) is not exceeded. However, junction temperature should be kept as low as possible for increased reliability. Junction temperature can be determined according to the equation:

$$T_{J} = T_{A} + P_{D}\theta_{JA}$$
(1)

where, 
$$\theta_{JA} = \theta_{JC} + \theta_{CH} + \theta_{HA}$$
 (2)

 $T_J$  = Junction Temperature (°C)

 $T_A$  = Ambient Temperature (°C)

 $P_D$  = Power Dissipated (W)

 $\theta_{JC}$  = Junction-to-Case Thermal Resistance (°C/W)

 $\theta_{\rm CH}$  = Case-to-Heat Sink Thermal Resistance (°C/W)

 $\theta_{HA}$  = Heat Sink-to-Ambient Thermal Resistance (°C/W)

 $\theta_{JA}$  = Junction-to-Air Thermal Resistance (°C/W)

Figure 12 shows maximum power dissipation versus ambient temperature with and without the use of a heat sink. Using a heat sink significantly increases the maximum power dissipation at a given ambient temperature as shown.




FIGURE 12. Maximum Power Dissipation vs Ambient Temperature.

The difficulty in selecting the heat sink required lies in determining the power dissipated by the DRV101. For dc output into a purely resistive load, power dissipation is simply the load current times the voltage developed across the conducting output transistor times the duty cycle. Other loads are not as simple. Consult Application Bulletin AB-039 for further insight on calculating power dissipation. Once power dissipation for an application is known, the proper heat sink can be selected.

#### Heat Sink Selection Example

A TO-220 package is dissipating 5 Watts. The maximum expected ambient temperature is 35°C. Find the proper heat sink to keep the junction temperature below 125°C.

Combining Equations 1 and 2 gives:

$$T_{\rm J} = T_{\rm A} + P_{\rm D}(\theta_{\rm JC} + \theta_{\rm CH} + \theta_{\rm HA})$$
(3)

T<sub>J</sub>, T<sub>A</sub>, and P<sub>D</sub> are given.  $\theta_{JC}$  is provided in the specification table, 3°C/W.  $\theta_{CH}$  can be obtained from the heat sink manufacturer. Its value depends on heat sink size, area, and material used. Semiconductor package type, mounting screw torque, insulating material used (if any), and thermal joint compound used (if any) also affect  $\theta_{CH}$ . A typical  $\theta_{CH}$  for a TO-220 mounted package is 1°C/W. Now we can solve for  $\theta_{HA}$ :

$$\theta_{\mathrm{HA}} = \frac{\mathrm{T}_{\mathrm{J}} - \mathrm{T}_{\mathrm{A}}}{\mathrm{P}_{\mathrm{D}}} - \left(\theta_{\mathrm{JC}} + \theta_{\mathrm{CH}}\right)$$
(4)  
$$\theta_{\mathrm{HA}} = \frac{125^{\circ}\mathrm{C} - 35^{\circ}\mathrm{C}}{5\mathrm{W}} - \left(3^{\circ}\mathrm{C}/\mathrm{W} + 1^{\circ}\mathrm{C}/\mathrm{W}\right) = 14^{\circ}\mathrm{C}/\mathrm{W}$$

To maintain junction temperature below 125°C, the heat sink selected must have a  $\theta_{HA}$  less than 14°C/W. In other words, the heat sink temperature rise above ambient must be less than 70°C (14°C/W x 5W). For example, at 5 Watts Thermalloy model number 6030B has a heat sink temperature rise of 66°C above ambient ( $\theta_{HA} = 66^{\circ}C/5W = 13.2^{\circ}C/W$ ), which is below the 70°C required in this example. Figure 12 shows power dissipation versus ambient temperature for a TO-220 package with a 6030B heat sink.

Another variable to consider is natural convection versus forced convection air flow. Forced-air cooling by a small fan can lower  $\theta_{CA}$  ( $\theta_{CH} + \theta_{HA}$ ) dramatically. Heat sink manufacturers provide thermal data for both of these cases. For additional information on determining heat sink requirements, consult Application Bulletin AB-038.

As mentioned earlier, once a heat sink has been selected, the complete design should be tested under worst-case load and signal conditions to ensure proper thermal protection.



## **APPLICATION CIRCUITS**




FIGURE 13. Fluid Flow Control System.




FIGURE 14. Instrument Light Dimmer Circuit.




FIGURE 15. 4-20mA Input to PWM Output.








FIGURE 16. Temperature Controller.






FIGURE 17. Constant Speed Motor Control.




FIGURE 18. DC Motor Speed Control Using AC Tachometer.






FIGURE 19. Three-Phase Stepper Motor Driver Provides High-Stepping Torque.




FIGURE 20. Soft-Start Circuit for Incandescent Lamps and Other Sensitive Loads.






FIGURE 21. High Power, High-Side Driver.




FIGURE 22. High Power, Time Delay, Low-Side Driver.




FIGURE 23. Very High Power, Low-Side Driver.






FIGURE 24. Isolated High-Side Driver.



### **Revision History**

DATE	REVISION	PAGE	SECTION	DESCRIPTION
5/09	В	1	Front Page	Updated front page appearance.
5/09	Б	11	Package Mounting	Changed Figure 9 to show TI package designator.

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.





28-Oct-2017

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
DRV101F/500	ACTIVE	DDPAK/ TO-263	KTW	7	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	-40 to 85	DRV101F	Samples
DRV101FKTWT	ACTIVE	DDPAK/ TO-263	KTW	7	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-245C-168 HR	-40 to 85	DRV101F	Samples
DRV101FKTWTG3	ACTIVE	DDPAK/ TO-263	KTW	7	250	Green (RoHS & no Sb/Br)	CU SN	Level-3-245C-168 HR	-40 to 85	DRV101F	Samples
DRV101T	ACTIVE	TO-220	KVT	7	50	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 85	DRV101T	Samples
DRV101TG3	ACTIVE	TO-220	KVT	7	50	Green (RoHS & no Sb/Br)	CU SN	N / A for Pkg Type	-40 to 85	DRV101T	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

28-Oct-2017

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION


www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION



\*All dimensions are nominal



#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DRV101F/500	DDPAK/ TO-263	KTW	7	500	330.0	24.4	10.95	16.5	5.15	16.0	24.0	Q2
DRV101FKTWT	DDPAK/ TO-263	KTW	7	250	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2

TEXAS INSTRUMENTS

www.ti.com

### PACKAGE MATERIALS INFORMATION

15-Sep-2017




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DRV101F/500	DDPAK/TO-263	KTW	7	500	346.0	346.0	41.0
DRV101FKTWT	DDPAK/TO-263	KTW	7	250	367.0	367.0	45.0

### **MECHANICAL DATA**

MPSF015 - AUGUST 2001





S: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

- C. Lead width and height dimensions apply to the plated lead.
- D. Leads are not allowed above the Datum B.
- E. Stand–off height is measured from lead tip with reference to Datum B.
- F. Lead width dimension does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum dimension by more than 0.003".
- G. Cross-hatch indicates exposed metal surface.
- A Falls within JEDEC MO–169 with the exception of the dimensions indicated.



KVT (R-PZFM-T7)





B. This drawing is subject to change without notice.

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated