

## Dual N-CH Fast Switching MOSFETs

### ❖ GENERAL DESCRIPTION

The AMS4210 is the highest performance trench N-ch MOSFETs with extreme high cell density, which provide excellent  $R_{DS(ON)}$  and gate charge for most of the synchronous buck converter applications.

The AMS4210 meet the RoHS and Green Product requirement 100% EAS guaranteed with full function reliability approved.


### ❖ FEATURES

- Advanced high cell density Trench technology
- Super Low Gate Charge
- Excellent CdV/dt effect decline
- 100% EAS Guaranteed
- Green Device Available

### Product Summary

$BV_{DSS}$	$R_{DS(ON)}$	$I_D$
40V	17m $\Omega$	7A
40V	8.5m $\Omega$	10.5A

### SOP8 Pin configuration



### ❖ ABSOLUTE MAXIMUM RATINGS

Characteristics	Symbol	Rating		Units
		Q1	Q2	
Drain-Source Voltage	$V_{DS}$	40	40	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	$\pm 20$	V
Continuous Drain Current, $V_{GS} @ 10V$ (Note 1)	$I_D @ T_A = 25^\circ C$	7.5	10.5	A
Continuous Drain Current, $V_{GS} @ 10V$ (Note 1)	$I_D @ T_A = 70^\circ C$	5.7	8.4	A
Pulsed Drain Current (Note 2)	$I_{DM}$	50	50	A
Single Pulse Avalanche Energy (Note 3)	EAS	55	166	mJ
Avalanche Current	$I_{AS}$	25	39	A
Total Power Dissipation (Note 4)	$P_D @ T_A = 25^\circ C$	1.5	1.5	W
Storage Temperature Range	$T_{STG}$	$-55$ to $150$		$^\circ C$
Operating Junction Temperature Range	$T_J$	$-55$ to $150$		$^\circ C$
Thermal Resistance Junction-Ambient (Note 1)	$R_{\theta JA}$	85		$^\circ C/W$
Thermal Resistance Junction-Case (Note 1)	$R_{\theta JC}$	36		$^\circ C/W$

Note 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2oz copper.

Note 2.The data tested by pulsed , pulse width  $\leq 300\mu s$  , duty cycle  $\leq 2\%$

Note 3.The EAS data shows Max. rating . The test condition is  $V_{DD}=25V$ ,  $V_{GS}=10V$ ,  $L=0.1mH$ ,  $I_{AS}=25A$

Note 4.The power dissipation is limited by  $150^\circ C$  junction temperature

Note 5.The data is theoretically the same as  $I_D$  and  $I_{DM}$ , in real applications, should be limited by total power dissipation.

## ❖ ELECTRICAL CHARACTERISTICS

(T<sub>J</sub>=25 °C, unless otherwise noted)

Q1 N-Channel							
Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit	
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V , I <sub>D</sub> =250uA	40	-	-	V	
BVDSS Temperature Coefficient	ΔBV <sub>DSS</sub> /ΔT <sub>J</sub>	Reference to 25°C, I <sub>D</sub> =1mA	-	-	-	V/°C	
Static Drain-Source On-Resistance (Note 2)	R <sub>DS(ON)</sub>	V <sub>GS</sub> =10V , I <sub>D</sub> =10A	-	-	17	mΩ	
		V <sub>GS</sub> =4.5V , I <sub>D</sub> =8A	-	-	22		
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>GS</sub> =V <sub>DS</sub> , I <sub>D</sub> =250uA	1.0	-	2.5	V	
V <sub>GS(th)</sub> Temperature Coefficient	ΔV <sub>GS(th)</sub>		-	-4.8	-	mV/°C	
Drain-Source Leakage Current	I <sub>DSS</sub>	V <sub>DS</sub> =32V , V <sub>GS</sub> =0V , T <sub>J</sub> =25°C	-	-	1	uA	
		V <sub>DS</sub> =32V , V <sub>GS</sub> =0V , T <sub>J</sub> =55°C	-	-	5		
Gate-Source Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±20V , V <sub>DS</sub> =0V	-	-	±100	nA	
Forward Transconductance	G <sub>f</sub>	V <sub>DS</sub> =5V , I <sub>D</sub> =7A	-	32	-	S	
Gate Resistance	R <sub>g</sub>	V <sub>DS</sub> =0V , V <sub>GS</sub> =0V , f=1MHz	-	2.1	-	Ω	
Total Gate Charge (4.5V)	Q <sub>g</sub>	V <sub>DS</sub> =32V , V <sub>GS</sub> =4.5V , I <sub>D</sub> =7A	-	10	-	nC	
Gate-Source Charge	Q <sub>gs</sub>		-	2.6	-		
Gate-Drain Charge	Q <sub>gd</sub>		-	4.1	-		
Turn-On Delay Time	T <sub>d(on)</sub>	V <sub>DD</sub> =20V , V <sub>GS</sub> =10V , R <sub>G</sub> =3.3Ω I <sub>D</sub> =7A	-	2.8	-	ns	
Rise Time	T <sub>r</sub>		-	12.8	-		
Turn-Off Delay Time	T <sub>d(off)</sub>		-	21.2	-		
Fall Time	T <sub>f</sub>		-	6.4	-		
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =15V , V <sub>GS</sub> =0V , f=1MHz	-	1013	-	pF	
Output Capacitance	C <sub>oss</sub>		-	107	-		
Reverse Transfer Capacitance	C <sub>rss</sub>		-	76	-		
Diode Characteristics							
Continuous Source Current (Note 1,5)	I <sub>s</sub>	V <sub>G</sub> =V <sub>D</sub> =0V , Force Current	-	-	7.2	A	
Pulsed Source Current (Note 2,5)	I <sub>SM</sub>		-	-	50	A	
Diode Forward Voltage (Note 2)	V <sub>SD</sub>	V <sub>GS</sub> =0V , I <sub>s</sub> =1A , T <sub>J</sub> =25°C	-	-	1	V	

Note 1.The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2oz copper.

Note 2.The data tested by pulsed , pulse width ≤ 300us , duty cycle ≤ 2%

Note 3.The EAS data shows Max. rati . The test condition is V<sub>DD</sub>=25V, V<sub>GS</sub>=10V, L=0.1mH, I<sub>AS</sub>=25A

Note 4.The power dissipation is limited by 150°C junction temperature

Note 5.The data is theoretically the same as I<sub>D</sub> and I<sub>DM</sub>, in real applications, should be limited by total power dissipation.

## ❖ ELECTRICAL CHARACTERISTICS (COUNTINOUS)

( $T_J=25^\circ\text{C}$ , unless otherwise noted)

Q2 N-Channel						
Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$\text{V}_{\text{GS}}=0\text{V}$ , $\text{I}_D=250\mu\text{A}$	40	-	-	V
BVDSS Temperature Coefficient	$\Delta \text{BV}_{\text{DSS}}/\Delta T_J$	Reference to $25^\circ\text{C}$ , $\text{I}_D=1\text{mA}$	-	-	-	$\text{V}/^\circ\text{C}$
Static Drain-Source On-Resistance (Note 2)	$R_{\text{DS}(\text{ON})}$	$\text{V}_{\text{GS}}=10\text{V}$ , $\text{I}_D=10\text{A}$	-	-	8.5	$\text{m}\Omega$
		$\text{V}_{\text{GS}}=4.5\text{V}$ , $\text{I}_D=8\text{A}$	-	-	12	
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{GS}}=\text{V}_{\text{DS}}$ , $\text{I}_D=250\mu\text{A}$	1.0	-	2.5	V
$\text{V}_{\text{GS}(\text{th})}$ Temperature Coefficient	$\Delta \text{V}_{\text{GS}(\text{th})}$		-	-4.96	-	$\text{mV}/^\circ\text{C}$
Drain-Source Leakage Current	$\text{I}_{\text{DSS}}$	$\text{V}_{\text{DS}}=32\text{V}$ , $\text{V}_{\text{GS}}=0\text{V}$ , $T_J=25^\circ\text{C}$	-	-	1	$\text{uA}$
		$\text{V}_{\text{DS}}=32\text{V}$ , $\text{V}_{\text{GS}}=0\text{V}$ , $T_J=55^\circ\text{C}$	-	-	5	
Gate-Source Leakage Current	$\text{I}_{\text{GSS}}$	$\text{V}_{\text{GS}}=\pm 20\text{V}$ , $\text{V}_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	nA
Forward Transconductance	$G_{\text{fs}}$	$\text{V}_{\text{DS}}=5\text{V}$ , $\text{I}_D=7\text{A}$	-	40	-	S
Gate Resistance	$R_g$	$\text{V}_{\text{DS}}=0\text{V}$ , $\text{V}_{\text{GS}}=0\text{V}$ , $f=1\text{MHz}$	-	1.6	-	$\Omega$
Total Gate Charge (4.5V)	$Q_g$	$\text{V}_{\text{DS}}=32\text{V}$ , $\text{V}_{\text{GS}}=4.5\text{V}$ , $\text{I}_D=10\text{A}$	-	18.8	-	$\text{nC}$
Gate-Source Charge	$Q_{\text{gs}}$		-	4.7	-	
Gate-Drain Charge	$Q_{\text{gd}}$		-	8.2	-	
Turn-On Delay Time	$T_{\text{d}(\text{on})}$	$\text{V}_{\text{DD}}=20\text{V}$ , $\text{V}_{\text{GS}}=10\text{V}$ , $R_G=3.3\Omega$ $\text{I}_D=10\text{A}$	-	14.3	-	$\text{ns}$
Rise Time	$T_r$		-	2.6	-	
Turn-Off Delay Time	$T_{\text{d}(\text{off})}$		-	77	-	
Fall Time	$T_f$		-	4.8	-	
Input Capacitance	$C_{\text{iss}}$	$\text{V}_{\text{DS}}=15\text{V}$ , $\text{V}_{\text{GS}}=0\text{V}$ , $f=1\text{MHz}$	-	2332	-	$\text{pF}$
Output Capacitance	$C_{\text{oss}}$		-	193	-	
Reverse Transfer Capacitance	$C_{\text{rss}}$		-	138	-	
Diode Characteristics						
Continuous Source Current (Note 1,5)	$I_s$	$\text{V}_G=\text{V}_D=0\text{V}$ , Force Current	-	-	10.5	A
Pulsed Source Current (Note 2,5)	$I_{\text{SM}}$		-	-	50	A
Diode Forward Voltage (Note 2)	$V_{\text{SD}}$	$\text{V}_{\text{GS}}=0\text{V}$ , $\text{I}_s=1\text{A}$ , $T_J=25^\circ\text{C}$	-	-	1	V

Note 1: The data tested by surface mounted on a 1 inch<sup>2</sup> FR-4 board with 2oz copper.

Note 2: The data tested by pulsed , pulse width  $\leq 300\mu\text{s}$ , duty cycle  $\leq 2\%$

Note 3: The EAS data shows Max. rating . The test condition is  $\text{V}_{\text{DD}}=-25\text{V}$ ,  $\text{V}_{\text{GS}}=-10\text{V}$ ,  $L=0.1\text{mH}$ ,  $I_{\text{AS}}=39\text{A}$

Note 4: The power dissipation is limited by  $150^\circ\text{C}$  junction temperature

Note 5: The data is theoretically the same as  $\text{I}_D$  and  $\text{I}_{\text{DM}}$  , in real applications , should be limited by total power dissipation.

## ❖ TYPICAL CHARACTERISTICS

### Q1 N-Channel




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$




Fig.6 Normalized  $R_{DS(on)}$  vs.  $T_J$

❖ TYPICAL CHARACTERISTICS (CONTINUOUS)




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Waveform

❖ **TYPICAL CHARACTERISTICS (CONTINUOUS)**  
Q2 N-Channel




Fig.1 Typical Output Characteristics




Fig.2 On-Resistance vs. G-S Voltage




Fig.3 Forward Characteristics Of Reverse




Fig.4 Gate-Charge Characteristics




Fig.5 Normalized  $V_{GS(th)}$  vs.  $T_J$




Fig.6 Normalized  $R_{DSON}$  vs.  $T_J$

❖ TYPICAL CHARACTERISTICS (CONTINUOUS)




Fig.7 Capacitance




Fig.8 Safe Operating Area




Fig.9 Normalized Maximum Transient Thermal Impedance




Fig.10 Switching Time Waveform




Fig.11 Unclamped Inductive Switching Waveform