

General Description

The GS4157/4157B is a high-bandwidth, fast single-pole double-throw (SPDT) CMOS switch. It can be used as an analog switch or as a low-delay bus switch. Specified over a wide operating power supply voltage range, 1.65V to 5.5V, the GS4157/4157B has a maximum ON resistance of 5.1-ohms at 1.65V, 3.9-ohms at 2.3V & 2.85-ohms at 4.5V. Break-before-make switching prevents both switches being enabled simultaneously. This eliminates signal disruption during switching.

The control input, S, tolerates input drive signals up to 5.5V, independent of supply voltage.

GS4157/4157B is an improved direct replacement for the FSA4157/NC7SB4157


Features

- ◆ CMOS Technology for Bus and Analog Applications
- ◆ Low ON Resistance: 3-ohms @ 2.7V
- ◆ Wide VCC Range: 1.65V to 5.5V
- ◆ Rail-to-Rail Signal Range
- ◆ Control Input Overvoltage Tolerance: 5.5V min.
- ◆ High Off Isolation: 57dB at 10MHz
- ◆ 54dB (10MHz) Crosstalk Rejection Reduces Signal Distortion
- ◆ Break-Before-Make Switching
- ◆ High Bandwidth: 300 MHz
- ◆ Extended Industrial Temperature Range: -40°C to 85°C
- ◆ Improved Direct Replacement for NC7SB4157
- ◆ Packaging (Pb-free & Green available):

Applications

Cell Phones
PDAs
Portable Instrumentation
Battery Powered Communications
Computer Peripherals

Connection Diagram(Top View)



Pin Description

Name	Description
S	Logic Control
Vcc	Positive Power Supply
A	Common Output/Data Port
B0	Data Port (Normally Closed)
GND	Ground
B1	Data Port

Logic Function Table

Logic Input (S)	Function
0	B0 Connected to A
1	B1 Connected to A

ORDERING INFORMATION

Ordering Code	Package Description	Temp Range	Top Marking
GS4157EXT-TR	6-pin SC70	-40 °C to +85 °C	ABG
GS4157BEXT-TR	6-pin TDFN 1.45X1	-40 °C to +85 °C	ABG

**GS4157/4157B****Low-Voltage, 2.8Ω SPDT Analog Switch****ABSOLUTE MAXIMUM RATINGS⁽¹⁾**

Supply Voltage V _{CC}	-0.5V to +7V
DC Switch Voltage (V _S) ⁽²⁾	-0.5V to V _{CC} +0.5V
DC Input Voltage (V _{IN}) ⁽²⁾	-0.5V to +7.0V
DC VCC or Ground Current (I _{CC} /I _{GND}).....	±100mA
DC Output Current (V _{OUT})	128mA
Storage Temperature Range (T _{STG})	-65°C to +150°C
Junction Temperature under Bias (T _J)	150°C
Junction Lead Temperature (T _L) (Soldering, 10 seconds)	260°C
Power Dissipation (P _D) @ +85°C	180mW

RECOMMENDED OPERATING CONDITIONS⁽³⁾

Supply Voltage Operating (V _{CC}).....	1.65V to 5.5V
Control Input Voltage (V _{IN}).....	0V to V _{CC}
Switch Input Voltage (V _{IN}).....	0V to V _{CC}
Output Voltage (V _{OUT}).....	0V to V _{CC}
Operating Temperature (T _A).....	-40°C to +85°C
Thermal Resistance (θJA).....	350°C/W

Note 1: "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.

Note 2: The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Note 3: Control input must be held HIGH or LOW; it must not float.

DC ELECTRICAL CHARACTERISTICS (TA = -40°C to +85°C)

Parameter	Description	Test Conditions	Supply Voltage	Temp (°C)	Min.	Typ	Max.	Unit s
V _{IAR}	Analog Input Signal Range		V _{CC}	T _A = 25°C & -40°C to 85°C	0		V _{CC}	V
R _{ON}	ON Resistance ⁽⁴⁾	I _{out} = 100mA, B ₀ or B ₁ =1.5V	2.7V	T _A = 25°C	3	4.5		Ω
R _{ON}	ON Resistance ⁽⁴⁾	I _{out} = 100mA, B ₀ or B ₁ =3.5V	4.5V	T _A = 25°C		3		
ΔR _{ON}	ON Resistance Match Between Channels ^(4,5,6)	I _{out} = 100mA, B ₀ =B ₁ =1.5V	2.7V	T _A = 25°C		0.75		Ω
R _{ONF}	ON Resistance ^(4,5,7) Flatness	I(A) = -100mA; B ₀ or B ₁ = 0V, 1.5V, 1.5V	2.7V	T _A = 25°C		1.5		Ω
R _{ONF}	ON Resistance ^(4,5,7) Flatness	I(A) = -100mA; B ₀ or B ₁ = 0V, 1.5V, 3.0V,	4.5V	T _A = 25°C		0.5		Ω
V _{IH}	Input High Voltage	Logic High Level	V _{CC} = 1.65V to 1.95V	T _A = 25°C & -40°C to 85°C	1.5			V
			V _{CC} = 2.3V to 5.5V		1.7			
V _{IL}	Input Low Voltage	Logic Low Level	V _{CC} = 1.65V to 1.95V				0.5	V
			V _{CC} = 2.3V to 5.5V				0.8	

DC ELECTRICAL CHARACTERISTICS (TA = -40°C to +85°C)

I _{IN}	Input Leakage Current	0 ≤ V _{IN} ≤ 5.5V	V _{CC} = 0V to 5.5V	T _A = 25°C			±0.1	μA
				T _A = -40°C to 85°C			±1.0	
I _{OFF}	OFF State Leakage Current	A=1V, 4.5V, B0 or B1=4.5V, 1V	V _{CC} = 5.5V	T _A = 25°C	-2.0		2.0	
				T _A = 25°C			1	
I _{CC}	Quiescent Supply Current	All channels ON or OFF, V _{IN} = V _{CC} or GND, I _{OUT} = 0	V _{CC} = 5.5V	T _A = -40°C to 85°C			10	
				T _A = -40°C to 85°C				

Note 4: Measured by voltage drop between A and B pins at the indicated current through the device. ON resistance is determined by the lower of the voltages on two ports (A or B)

Note 5: Parameter is characterized but not tested in production.

Note 6: D_{RON} = R_{ON} max – R_{ON} min. measured at identical V_{CC}, temperature and voltage levels.

Note 7: Flatness is defined as difference between maximum and minimum value of ON resistance over the specified range of conditions..

Note 8: Guaranteed by design.

CAPACITANCE⁽¹²⁾

Parameter	Description	Test Conditions	Supply Voltage	Temp (°C)	Min.	Typ	Max.	Units
C _{IN}	Control Input	f = 1 MHz ⁽¹²⁾	V _{CC} = 5.0V	T _A = 25°C		2.3		pF
C _{IO-B}	For B Port, Switch OFF					6.5		
C _{IOA-ON}	For A Port, Switch ON					18.5		

SWITCH AND AC CHARACTERISTICS

Parameter	Description	Test Conditions	Supply Voltage	Temp (°C)	Min.	Typ	Max.	Units
t _{PLH} t _{PHL}	Propagation Delay: A to Bn	See test circuit diagrams 1 and 2. V _I Open ⁽¹⁰⁾	V _{CC} = 2.3V to 2.7V	T _A = 25°C & -40 to 85°C		1.2		ns
			V _{CC} = 3.0V to 3.6V			0.8		
			V _{CC} = 4.5V to 5.5V			0.3		
t _{PZL} t _{PZH}	Output Enable Turn ON Time: A to Bn	diagrams 1 & 2. See test circuit V _I = 2V _{CC} for t _{PZL} , V _I = 0V for t _{PZH}	V _{CC} = 1.65V to 1.95V	T _A = 25°C	7		23	ns
			V _{CC} = 2.3V to 2.7V		3.5		13	
			V _{CC} = 3.0V to 3.6V		2.5		6.9	
			V _{CC} = 4.5V to 5.5V		1.7		5.2	
t _{PZL} t _{PZH}	OUTPUT ENABLE TURN NOTIME: A TO BN	See test circuit diagrams 1 and 2. V _I = 2V _{CC} for t _{PZL} , V _I = 0V for t _{PZH}	V _{CC} = 2.5V	T _A = 25°C & -40 to 85°C			24	
			V _{CC} = 3.3V				14	
			V _{CC} = 3.0V to 3.6V				7.6	
			V _{CC} = 4.5V to 5.5V				5.7	

tPLZ tPHZ	Output Disable Turn OFF Time: A to Bn	See test circuit diagrams 1 and 2. $V_I = 2V_{CC}$ for tPZL, $V_I = 0V$ for tPZH	$V_{CC} = 1.65V$ to 1.95V	$T_A = 25^\circ C$	3		12.5	
			$V_{CC} = 2.3V$ to 2.7V		2		7	
			$V_{CC} = 3.0V$ to 3.6V		1.5		5	
			$V_{CC} = 4.5V$ to 5.5V		0.8		3.5	
tPLZ tPHZ	Output Disable Turn OFF Time: A to Bn	See test circuit diagrams 1 and 2. $V_I = 2V_{CC}$ for tPZL, $V_I = 0V$ for tPZH	$V_{CC} = 2.5V$	$T_A = -40$ to $85^\circ C$			13	
			$V_{CC} = 3.3V$				7.5	
			$V_{CC} = 3.0V$ to 3.6V				5.3	
			$V_{CC} = 4.5V$ to 5.5V				3.8	
tBM	Break Before Make Time	See test circuit diagram 9.(9)	$V_{CC} = 2.5V$	$T_A = 25^\circ C$ & -40 to $85^\circ C$	0.5			
			$V_{CC} = 3.3V$		0.5			
			$V_{CC} = 3.0V$ to 3.6V		0.5			
			$V_{CC} = 4.5V$ to 5.5V		0.5			
Q	Charge Injection	$C_L = 0.1nF$, $V_{GEN} = 0V$, $R_{GEN} = 0\Omega$. See test circuit 4.	$V_{CC} = 5.0V$	$T_A = 25^\circ C$		7		pC
			$V_{CC} = 3.3V$			3		
OIRR	Off Isolation	$R_L = 50\Omega$, $V_{GEN} = 0V$, $R_{GEN} = 0\Omega$. See test circuit 5. (11)	$V_{CC} = 1.65V$ to 5.5V	$T_A = 25^\circ C$		-57		dB
X _{TALK}	Crosstalk Isolation	See test circuit 6.	$V_{CC} = 1.65V$ to 5.5V	$T_A = 25^\circ C$		-54		
f _{3dB}	-3dB Bandwidth	See test circuit 9	$V_{CC} = 1.65V$ to 5.5V	$T_A = 25^\circ C$		300		MHz

Note 6: Guaranteed by design

Note 7: Guaranteed by design but not production tested. The device contributes no other propagation delay other than the RC delay of the switch ON resistance and the 50pF load capacitance, when driven by an ideal voltage source with zero output impedance.

Note 8: Off Isolation = $20 \log_{10} [V_A / V_{Bn}]$ and is measured in dB.

Note 9: TA = 25°C, f = 1MHz. Capacitance is characterized but not tested in production.

TEST CIRCUITS AND TIMING DIAGRAMS




Figure 1. AC Test Circuit




Figure 2. AC Waveforms




Figure 3. Break Before Make Interval Timing




Figure 4. Charge Injection Test




Figure 5. Off Isolation




Figure 6. Crosstalk




Figure 7. Channel Off Capacitance




Figure 8. Channel On Capacitance





Figure 9. Bandwidth

Packaging Mechanical: 6-Pin SC70 (C)



Packaging Mechanical: 6-Pin TDFN

