SM8103



General Description

The SM8103 is a high efficiency, 500kHz synchronous step-down DC/DC regulator capable of delivering up to 3A load current. It can operate over a wide input voltage range from 4.2V to 18V and integrate main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss.

The SM8103 adopts the instant PWM architecture to achieve fast transient responses for high step down applications and high efficiency at light loads. In addition, it operates at pseudo-constant frequency of 500kHz to minimize the size of the inductor and the capacitor.

> Temperature Code Package Code

OptionalSpec Code

Note

Package type

TSOT23-6

Ordering Information

SM8103 Q(00)Q

Ordering Number

SM8103ADC



Features

- Low $R_{DS(ON)}$ for Internal Switches (Top/Bottom): $90m\Omega/50m\Omega$
- 4.2-18V Input Voltage Range
- 3A Output Current Capability
- 500kHz Switching Frequency Minimize the External Components
- Stable with 10 µF C_{OUT} and 2.2 µH Inductor
- Instant PWM Architecture to Achieve Fast Transient Responses
- Internal Soft-start Limits the Inrush Current
- Cycle-by-cycle Peak/Valley Current Limitation
- Hic-cup Mode Output Short Circuit Protection
- Thermal Shutdown with Auto Recovery
- Output Auto Discharge Function
- Compact Package: TSOT23-6

Applications

- Set Top Box
- Portable TV
- DSL Modem
- LCD TV
- IP CAM
- Networking



Note: '☆' means recommended for most applications.

Efficiency vs. Load Current



Figure2. Efficiency vs. Output Current



Pinout (top view)



Top mark: J7xyz (Device code: J7, x=year code, y=week code, z= lot number code)

| Pin Name | Pin Number | Pin Description | | | |
|----------|------------|---|--|--|--|
| BS | 1 | Boot-strap pin. Supply high side gate driver. Connect a 0.1 µF ceramic capacitor between BS and LX pins. | | | |
| GND | 2 | Power ground pin. | | | |
| FB | 3 | Output feedback pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: $V_{OUT}=0.6 \times (1+R_H/R_L).$ | | | |
| EN | 4 | Enable control. Pull high to turn on. Do not leave this pin floating. | | | |
| IN | 5 | Input pin. Decouple this pin to GND pin with at least a 10 µF ceramic capacitor. | | | |
| LX | 6 | Inductor pin. Connect this pinto the switching node of inductor. | | | |

Block Diagram







Absolute Maximum Ratings (Note 1)

| $\mathbf{\Theta}$ | |
|---|-------------------------|
| Supply Input Voltage | 0.3V to 19V |
| LX, EN Voltage | 0.3V to $V_{IN} + 0.3V$ |
| FB, BS-LX Voltage | 0.3V to 4V |
| Power Dissipation, $P_D @ T_A = 25 $ $C TSOT23-6$, | 1.5W |
| Package Thermal Resistance (Note 2) | |
| θ _{JA} | 66 ℃/W |
| θ _{JC} | 15 °C/W |
| Junction Temperature Range | |
| Lead Temperature (Soldering, 10 sec.) | 260 °C |
| Storage Temperature Range | 65 ℃ to 150 ℃ |
| Dynamic LX Voltage in 10ns Duration (Note3) | IN+3V to GND-5V |

Recommended Operating Conditions (Note 3)

| Supply Input Voltage | 4.2V to 18V |
|----------------------------|---|
| Junction Temperature Range | |
| | |
| Ambient Temperature Range | $-40 ^{\circ}\mathrm{C}$ to $85 ^{\circ}\mathrm{C}$ |

Silered Control Control Prepared For



Electrical Characteristics

 $(V_{IN} = 12V, V_{OUT} = 3.3V, L = 4.7 \mu H, C_{OUT} = 10 \mu F, T_A = 25 \text{ °C}, I_{OUT} = 1A \text{ unless otherwise specified})$

| Parameter | Symbol | Test Conditions | Min | Тур | Max | Unit |
|--|----------------------|---|------|-----|------|-----------------------------|
| Input Voltage Range | V _{IN} | | 4.2 | | 18 | V |
| Input UVLO Threshold | V _{UVLO} | | | | 4.15 | V |
| Input UVLO Hysteresis | V _{HYS} | | | 0.3 | | V |
| Quiescent Current | I _Q | $I_{OUT}=0, V_{FB}=V_{REF}\times 105\%$ | | 250 | | μΑ |
| Shutdown Current | I _{SHDN} | EN=0 | | 5 | 10 | μΑ |
| Feedback Reference Voltage | V _{REF} | | 588 | 600 | 612 | mV |
| FB Input Current | I _{FB} | $V_{FB}=3.3V$ | -50 | | 50 | nA |
| Output Discharge Resistance | R _{DIS} | | | 40 | | Ω |
| Top FET R _{ON} | R _{DS(ON)1} | | | 90 | | mΩ |
| Bottom FET R _{ON} | R _{DS(ON)2} | | | 50 | | mΩ |
| EN Rising Threshold | V _{EN,R} | | 1.08 | 1.2 | 1.32 | V |
| EN Falling Threshold | V _{EN,F} | | 0.9 | 1.0 | 1.1 | V |
| Min ON Time | t _{ON,MIN} | | | 50 | | ns |
| Min OFF Time | t _{OFF,MIN} | | | 200 | | ns |
| Turn On Delay | t _{ON,DLY} | from EN high to LX start switching | | 300 | | μs |
| Soft-start Time | t _{SS} | V_{OUT} from 0 to 100% | 0.5 | 1 | 1.5 | ms |
| Switching Frequency | F _{SW} | V _{OUT} =3.3V, CCM | | 500 | | kHz |
| Top FET Current Limit | I _{LIM,TOP} | | 4.5 | | | А |
| Bottom FET Current Limit | I _{LIM,BOT} | | 3 | | | А |
| Output Under Voltage Protection Threshold | V _{UVP} | 2 rox | | 33% | | $\mathbf{V}_{\mathrm{REF}}$ |
| Output UVP Delay | t _{UVP,DLY} | | | 100 | | μs |
| UVP Hiccup ON Time | t _{UVP,ON} | | | 2 | | ms |
| UVP Hiccup OFF Time | t _{UVP,OFF} | | | 6 | | ms |
| Thermal Shutdown Temperature | T _{SD} | 7 | | 150 | | °C |
| Thermal Shutdown Hysteresis | T _{HXS} | | | 15 | | °C |
| | \mathcal{O}' | | | | | |

Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ_{1A} is measured in the natural convection at $T_A = 25 \text{ °C}$ on a 2OZ two-layer Silergy evaluation board. Paddle of TSOT23-6 package is the case position for SM8103 θ_{1C} measurement.

Note 3: The device is not guaranteed to function outside its operating conditions.



Typical Performance Characteristics

SILERGY







Time (2ms/div)





Time (20ms/div)



Time (20ms/div)

Silered com confidential Prepared For



SM8103

Operation

The SM8103 is a high efficiency, 500kHz synchronous step-down DC/DC regulator capable of delivering up to 3A load current. It can operate over a wide input voltage range from 4.2V to 18V and integrate main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss. The SM8103 adopts the instant PWM architecture to achieve fast transient responses for high step down applications and high efficiency at light loads.

The SM8103 provides protection functions such as cycle-by-cycle current limit and thermal shutdown protection. The SM8103 will sense the output voltage conditions for the fault protection.

Applications Information

Because of the high integration in the SM8103, the application circuit based on this IC is rather simple. Only the input capacitor C_{IN} , the output capacitor C_{OUT} , the inductor L and the feedback resistors (R_H and R_L) need to be selected for the targeted applications specifications.

Feedback Resistor Dividers RH and RL

Choose R_H and R_L to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R_H and R_L . A value of between 10k Ω and 1M Ω is highly recommended for both resistors. If V_{OUT} is 3.3V, $R_H=100k$ is chosen, then using the following equation, R_L can be calculated to be 22.1k:



Input Capacitor CIN

The ripple current through the input capacitor is calculated as:

$$I_{_{\rm CIN_RMS}}=I_{_{\rm OUT}}\cdot\sqrt{D(1\!-\!D)}$$

Place a typical X5R or a better grade ceramic capacitor really close to the IN and GND pins to minimize the potential noise problem. Care should be taken to minimize the loop area formed by C_{IN} , and IN/GND pins. In this case, a 10µF low ESR ceramic capacitor is recommended.

Output Capacitor Cout

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use X5R or a better grade ceramic capacitor with 16V rating and more than $22 \,\mu\text{F}$ capacitance.

Output Inductor L

There are several considerations in choosing this inductor.

 Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$V_{\text{OUT}} = \frac{V_{\text{OUT}} (1 - V_{\text{OUT}} / V_{\text{IN,MAX}})}{F_{\text{SW}} \times I_{\text{OUT,MAX}} \times 40\%}$$

Where F_{SW} is the switching frequency and $I_{OUT,MAX}$ is the maximum load current.

The IC is quite tolerant of different ripple current amplitudes. Consequently, the final choice of the inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{\text{SAT, MIN}} > I_{\text{OUT, MAX}} + \frac{V_{\text{OUT}}(1 \text{-} V_{\text{OUT}} / V_{\text{IN, MAX}})}{2 \cdot F_{\text{SW}} \cdot L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<50m Ω to achieve good overall efficiency.

Soft-start

The SM8103 has a built-in soft-start to control the rising rate of the output voltage and limit the input current surge during the IC start-up. The typical soft-start time is 1ms.



External Bootstrap Capacitor

This capacitor provides the gate driver voltage for the internal high side MOSFET. A 100nF low ESR ceramic capacitor connected between BS pin and LX pin is recommended.



Load Transient Considerations

The SM8103 integrates the compensation components to achieve good stability and fast transient responses. Adding a small ceramic capacitor in parallel with R_H will further speed up the load transient responses.



OCP and SCP Protection Method

If the high side power FET current gets higher than the peak current limit threshold, the high side power FET will turn on. If the low side FET current gets higher than the valley current limit threshold, the low side FET will keep turning on until low side FET current decreases below the valley current limit threshold. So both peak and valley current are limited. If the load current continues to increase in these conditions, the output voltage will drop. When the output voltage falls below 33% of the regulation level, the output short will be detected and the IC will operate in pic-cup mode. The hic-cup on time will be 2ms and hic-cup off time is will be 6ms. If the hard short is removed, the IC will return to normal operation.

Enable and Adjusting Under Voltage Lockout

The EN pin has accurate rising and falling threshold, it provides programmable ON/OFF control by connecting an external resistor divider. Once the EN pin voltage exceeds the rising threshold, the device will start operation. If the EN pin voltage is pulled below the falling threshold, the regulator will stop switching and enter the shutdown state.



It is not recommended to connect EN and IN directly. A resistor in a range of $1k\Omega$ to $1M\Omega$ should be adopted if EN is pulled high by IN.

Layout Design

The layout design of the SM8103 is relatively simple. For the best efficiency and to minimize the noise problem, we should place the following components close to the IC: C_{IN} , L, R_{H} and R_{L} .

- 1) It is desirable to maximize the PCB copper area connecting to the GND pin to achieve the best thermal and noise performance. If the board space allows, a ground plane will be highly desirable.
- C_{IN} must be close to the IN and GND pins. The loop area formed by C_{IN} and GND must be minimized.

The PCB copper area associated with the LX pin must be minimized to avoid the potential noise problem.

- The components R_H and R_L, and the trace connected to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid the noise problem.
- 5) If the system chip interfacing with the EN pin has a high impedance state in the shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull-down $1M\Omega$ resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator.















Taping & Reel Specification

1. Taping orientation



