8.5V High Efficiency High PSRR Low Noise Large Volume 2-in-1 TLTR-AGC 3rd Generation Smart K Audio Amplifier

FEATURES

- Triple-Level Triple-Rate AGC algorithm to effectively eliminate noise, pure sound quality
- High efficiency large drive ability BOOST
- Highest voltage: 8.5V
- Overall efficiency up to 80%
- Output Power: 4.3W@8Ω, 5.3W@6Ω
- High PSRR: -82dB (217Hz)
- Low noise:
 - 18 μV (Class D Receiver THD+N=0.03%)
 - 43 μV (Class K Speaker THD+N=0.04%)
- Selectable speaker-guard power level: 0.5W~2W@8ohm, 100mW/step
- Speaker & receiver 2-in-1 mode application
- Battery tracking AGC selectable, for low voltage protection
- Shutdown current: 0.1µA
- Super TDD-Noise suppression
- Excellent pop-click suppression
- Support 1.8V logic I²C control
- FCQFN 2.0mmX3.0mmX0.55mm-20L package

APPLICATIONS

• Smart phone、Tablet PC

DESCRIPTION

AW87519 is specifically designed to improve the musical output dynamic range, enhance the overall sound quality. It is a new high efficiency, high PSRR, low noise, constant large volume, 3rd generation Smart K audio amplifier. AW87519 integrates AWINIC's proprietary Triple-Level Triple-Rate AGC audio algorithm, effectively eliminating music noise and improving sound quality and volume. AW87519 integrates high voltage synchronous Boost with efficiency up to 88% as the class D power stage supply, significantly improving the dynamic range of music. AW87519 noise floor is as low as to 43µV at speaker mode, with 103dB high signal-to-noise-ratio (SNR). The ultra-low distortion 0.04% and unique Triple-Level Triple-Rate AGC technology bring high quality music enjoyment.

AW87519 supports speaker and receiver 2-in-1 application. In the receiver mode, its ultra-low noise is 18µV. Class D receiver also has high PSRR performance to completely suppress TDD-noise.

AW87519 controls internal registers through the I²C interface. Register parameters include boost output voltage, boost maximum input peak current, PA gain, Triple-Level Triple-Rate AGC parameters, etc.

AW87519 built-in over current protection, over temperature protection and short circuit protection function, effectively protect the chip. AW87519 features small FCQFN 2.0mmX3.0mmX0.55mm-20L package.

TYPICAL APPLICATION CIRCUIT



Figure 1 AW87519 Single-ended Input Mode Application Diagram

All trademarks are the property of their respective owners.

www.awinic.com.cn

PIN CONFIGURATION AND TOP MARK



E2Y6—AW87519FCR XXXX—Production Tracing Code



PIN DESCRIPTION

Number	Symbol	Description
1	PGND	Class D power ground
2	VON	Negative audio output terminal
3	VDD	Power supply
4	RSTN	Reset pin, active low reset, the internal $2M\Omega$ pull-down resistor in chip
5	AD	I ² C address pin
6	GND	Ground
7	INP	Positive audio input terminal
8	INN	Negative audio input terminal
9	SDA	I ² C-bus data input/output
10	SCL	I ² C-bus clock input
11	GND	Ground
12~15	TEST1~TEST4	TEST pins, connect to GND in application

www.awinic.com.cn

16	BGND	Boost power ground				
17	VREG	harge pump output pin				
18	SW	post switch pin				
19	VBST	Boost output pin				
20	VOP	Positive audio output terminal				

FUNCTIONAL DIAGRAM



Figure 3 AW87519 Functional Diagram

TYPICAL APPLICATION CIRCUIT





Note1: When single-ended input, audio signal line from audio DAC (HPH_L or HPH_R) can arbitrarily connected to either of INN or INP input terminal. The other terminal must be connected to reference ground (HPH_REF) through input capacitor and resistor.





ORDERING INFORMATION

Part Numb	per Temperature	Package	Marking	Moisture Sensitivity Level	Environmental Information	Delivery Form	
AW87519F	CR -40°C~85°C	FCQFN 2.0mmX3.0mm-20L	E2Y6	MSL1	ROHS+HF	6000 units/ Tape a <mark>nd Re</mark> el	

ABSOLUTE MAXIMUM RATING (Note2)

Parameter	Range
Supply Voltage V _{DD}	-0.3V to 6V
INN,INP	-0.3V to VDD+0.3V
Boost output voltage PVDD	-0.3V to 12V
SW	-0.3V to PVDD+2V
VOP,VON	-0.3V to PVDD+0.3V
Minimum load resistance RL	5Ω
Package Thermal Resistance θ _{JA}	57.9°C/W
Ambient Temperature Range	-40°C to 85°C
Maximum Junction Temperature TJMAX	165°C
Storage Temperature Range Tstg	-65°C to 150°C
Lead Temperature(Soldering 1 <mark>0 S</mark> econds)	260°C
ESD Rating (Note 3)	
HBM(human body model)	±2kV
CDM (charged-device model)	±1.5kV
Latch-up	1
	+IT: 450mA
Test Condition: JEDEC STANDARD NO.78E	-IT: -450mA

NOTE2: Conditions out of those ranges listed in "absolute maximum ratings" may cause permanent damages to the device. In spite of the limits above, functional operation conditions of the device should within the ranges listed in "recommended operating conditions". Exposure to absolute-maximum-rated conditions for prolonged periods may affect device reliability.

NOTE3: The human body model is a 100pF capacitor discharged through a 1.5k Ω resistor into each pin. Test method: ESDA/JEDEC JS-001-2017

Test method of the charge device model: ESDA/JEDEC JS-002-2014

ELECTRICAL CHARACTERISTICS

 $Test \ condition: \ T_{A} = 25^{\circ}C, \ VDD = 4.2V, \ PVDD = 8.5V, \ R_{L} = 8\Omega + 33\mu H, \ f = 1 kHz \ (unless \ otherwise \ noted)$

	Parameter	Test conditions	Min	Тур	Max	Units
Vdd	Power supply voltage		2.8		5.5	V
UVLO	Under-voltage protection voltage	age 2.3		2.5		V
UVLO	Under-voltage protection hysteresis voltage			100		mV
Vін	RSTN, SCL, SDA, AD high-level input voltage		1.3		VDD	V
VIL	RSTN, SCL, SDA, AD low-level input voltage		0		0.45	V
Isd	Shutdown current	V _{DD} =3.6V, RSTN=0V		0.1	1	μA
Τ _{TG}	Thermal AGC start temperature threshold			150		°C
T _{TGR}	Thermal AGC exit temperature threshold			130		°C
T_{SD}	Over temperature protection threshold			160		°C
T_{SDR}	Over temperature protection recovery threshold			130		°C
T _{ON}	Turn-On time			45		ms
BOOST						
VBST	BOOST Output voltage	V _{DD} =2.8V to 5.5V		8.5 (Note4)		V
OVP	OVP voltage	$V_{DD}=2.8V$ to 5.5V		VBST+0.5		V
OVP	OVP hysteresis voltage	V _{DD} =2.8V to 5.5V		500		mV
IL_PEAK	Inductor peak current limit			3.5 (Note4)		А
	Boost operating frequency	V _{DD} =2.8V to 5.5V		1.6		MHz
FBST	Soft-start Switching frequency			0.4		MHz
DMAX	The maximum duty cycle			90		%
T _{ST}	S <mark>oft-start ti</mark> me	No load, Cout=22µF		2		ms
η _{СР}	Boost efficiency	V _{DD} =4.2V, I _{load} =200mA		88		%
CLASS K	MODE	1				
Vos	Output offset voltage	No input	-30	0	30	mV
ητ	total efficiency (BOOST+CLASS D)	V _{DD} =4.2V, Po=2.5W, R∟=8Ω+33μH		80		%
Ι _{QK}	Speaker Quiescent current	V_{DD} =4.2V, input ac grounded, RL=8 Ω +33 μ H		16.5		mA



	Parameter	Test co	nditions	Min	Тур	Max	Units
R_{dson}	Drain-Source on-state resistance	High side MOS		250		mΩ	
Vinp	Recommended input signal amplitude	V _{DD} =2.8V to 5.5	V			1	Vp
Fosc	Modulation frequency	V _{DD} =2.8V to 5.5	V	600		1000	kHz
Dest		R∟=8Ω+33µH		0.72	0.8 (Note4)	0.88	W
Pagc	TLTR AGC power	RL=6Ω+33µH V _{DD} =4.2V, 217Hz			1.067 (Note4)	1.17	W
	Power supply rejection	Vpp_sin=200			-78		dB
PSRR	ratio	Vpp_sin=200 mV	1kHz		-80		dB
SNR		V _{DD} =4.2V, Po=4 Av=18dB ,R _L =89			103		dB
SINK	Signal-to-noise ratio	V _{DD} =4.2V, Po=0 Av=18dB,R _L =80			94		dB
_		Av=24dB	20Hz to 20kHz, input		53		
E _N	Speaker Output noise	Av=18dB	ac grounded, A-weighting		43		μV
Av	Speaker gain	V _{DD} =2.8V to 5.5		24 (Note4)		dB	
Dini	Speaker Inner input resistance	Av=24dB		9		kO	
Rini	Speaker Inner input resistance	Av=18dB			18		kΩ
Fin	Speaker input Cut-off frequency	Cin=68nF, Av=2	24dB		260		LI
ГШ	Speaker input Cut-off frequency	Cin=68nF, Av=1	8dB		130		Hz
THD+N	Total harmonic distortion + noise	V <mark>DD=4.2</mark> V, Po= RL=8Ω+33µH, f			0.04		%
		THD+N=1%, R _L V _{DD} =4.2V, PVDI I _{L_PEAK} =4А			4.3		W
		THD+N=10%, R Vdd=4.2V, PVDI Il_peak=4A			5.2		W
Po	Speaker Output Power	THD+N=1%, R _L V _{DD} =4.2V, PVDI IL_PEAK=4A			5.3		W
		THD+N=10%, V _{DD} =4.2V, PVDI I _{L_PEAK} =4A		6.3		W	
<mark>2-in</mark> -1 R	eceiver MODE	L			·	•	
I _{QD}	D Receiver quiescent current (overall)	V _{DD} =4.2V, input R∟=8Ω+33µH	ac grounded,		6.8		mA



Parameter		Test co	Test conditions			Max	Units
η _D	CLASS D Receiver efficiency	V _{DD} =4.2V,Po=0. R∟=8Ω+33µH		90		%	
Av	gain	V _{DD} =2.8V to 5.5		7.5 (Note4)		dB	
Rini	CLASS D Receiver Inner input resistance	Av=9dB			24		kΩ
Fin	CLASS D Receiver input cut-off frequency	Cin=68nF, Av=9	dB		98		Hz
Εn	CLASS D Receiver output	Av=7.5dB	20Hz to 20kHz, input		18		μν
	noise	Av=9dB	ac grounded, A-weighting		21		μV
THD+N	Total harmonic distortion + noise	VDD=4.2V, Po=0.1W,RL=80 f=1kHz, CLASS		0.03		%	
	CLASS D Receiver Power	V _{DD} =4.2V,	217Hz		-82		dB
PSRR	supply rejection ratio	Vp-p_sin=200 mV	1kHz		-80		dB
Po	CLASS D Receiver Output	VDD=4.2V, GAII	THD+N=1%, RL=8Ω+33μH, VDD=4.2V, GAIN=7.5~9dB				W
FU	Power	THD+N=1%, RL VDD=4.2V, GAII		0.85		W	
Battery -	Tracking AGC						
VBSGD	Battery protection threshold voltage				3.4 (Note4)		V
V _{HYS}	Battery protection Hysteresis voltage				100		mV
Triple-Lev	el Triple-Rate AGC						
T _{AT1}	AGC1 Attack Time				0.08 (Note4)		ms/dB
T_{AT2}	AGC2 Attack Time			0.64 (Note4)		ms/dB	
T _{AT3}	AGC3 Attack Time				41 (Note4)		ms/dB
T _{RLT}	Release time				21 (Note4)		ms/dB
Amax	The maximum attenuation gain	V _{DD} =2.8V to 5.5	V		-13.5		dB

Note 4: Registers are adjustable; Refer to the list of registers.

MEASUREMENT SETUP

AW87519 features switching digital output, as shown in Figure 6. Need to connect a low pass filter to VOP/VON output respectively to filter out switch modulation frequency, then measure the differential output of filter to obtain analog output signal.



Figure 6 AW87519 Test Setup

Low pass filter uses resistance and capacitor values listed in Table 1.

R _{filter}	Cfilter	Low-pass cutoff frequency
500Ω	10nF	32kHz
1kΩ	4.7nF	34kHz

 Table 1
 AW87519 Recommended Values for Low Pass Filter

Output Power Calculation

According to the above test methods, the differential analog output signal is obtained at the output of the low pass filter. The valid values Vo_rms of the differential signal , as shown in Figure 7:



Figure 7 Output RMS Value

The power calculation of Speaker is as follows:

$$P_L = \frac{(V_{O_-ms})^2}{R_L}$$
 RL: load impedance of the speaker

TYPICAL CHARACTERISTICS



www.awinic.com.cn

AD)

Gain = 9dB

11111

10K

AD)

10K

40

10K

VDD = 4.5V

VDD = 4.2V

VDD = 3.6V



www.awinic.com.cn



www.awinic.com.cn

Start-up sequence

awinic



Triple-Level Triple Rate AGC Attack Timing







Triple-Level Triple Rate AGC Release Timing



WORKING PRINCIPLE

AW87519 is specifically designed to improve the musical output dynamic range, enhance the overall sound quality. It is a new high efficiency, high PSRR, low noise, constant large volume, 3rd generation Smart K audio amplifier. AW87519 integrates AWINIC's proprietary Triple-Level Triple-Rate AGC audio algorithm, effectively eliminating music noise and improving sound quality and volume. AW87519 integrates high voltage synchronous Boost with efficiency up to 88% as the class D power stage supply, significantly improving the dynamic range of music. AW87519 noise floor is as low as to 43µV at speaker mode, with 103dB high signal-to-noise-ratio (SNR). The ultra-low distortion 0.04% and unique Triple-Level Triple-Rate AGC technology bring high quality music enjoyment.

AW87519 supports speaker and receiver 2-in-1 application. In the receiver mode, its ultra-low noise is 18µV. Class D receiver also has high PSRR performance to completely suppress TDD-noise.

AW87519 controls internal registers through the I2C interface. Register parameters include boost output voltage, boost maximum input peak current, PA gain, Triple-Level Triple-Rate AGC parameters, etc.

AW87519 built-in over current protection, over temperature protection and short circuit protection function, effectively protect the chip. AW87519 features small FCQFN 2.0mmX3.0mmX0.55mm-20L package.

CONSTANT OUTPUT POWER

In the mobile phone audio applications, the AGC function to promote music volume and quality is very attractive, but as the lithium battery voltage drops, general power amplifier output power will reduce gradually. So, it is hard to provide high quality music within the battery voltage range. AW87519 uses unique Triple-Level Triple-Rate technology, within lithium battery voltage range (3.3V~4.35V), to guarantee that output power is constant, and the output power will not drop along with the decrease of lithium battery voltage. In the process of using the phone, even if the battery voltage drops, AW87519 can still provide high quality large volume music enjoyment. The output power of AW87519 can be configured from 0.5W to 2W via I²C, matching general speakers. Unique Triple-Level Triple-Rate AGC technology can bring high-quality music enjoyment.

Triple-Level Triple-Rate AGC technology

AWINIC proprietary Triple-Level Triple-Rate AGC technology is designed for the protection of the high voltage power amplifier, which is divided into AGC1, AGC2 and AGC3 power levels, to obtain a large volume while maintaining excellent sound quality.

In practical applications, speaker can continuously work long hours at rated power, and also can work short-term at high power. For example, in the standard reliability of the loudspeaker experiment, the powder of peak power reached around four times of the rated power. For achieving larger volume and better sound quality, speakers need to work at high power for short periods of time, in order to improve the performance of the speaker. AW87519 Triple-Level Triple-Rate AGC technology can fit the speaker better and perform better overall performance. AGC1 prevents output signal clipping by detecting output voltage in a very short time after clipping, which can effectively restrain the noise clipping; AGC2 can improve the dynamic range of the music in a relatively short period of time; AGC3 can make the speaker work under rated power, which can effectively improve the volume and protect the speaker. Triple-Level Triple-Rate AGC can obtain more excellent overall performance.

Triple-Level Triple-Rate AGC detects the peak output voltage of the power amplifier, when the output peak voltage is higher than the compression threshold voltage, the amplifier gain decreases in 0.5dB step. When the output peak voltage is lower than the release threshold voltage, the amplifier gain is recovery to the initial gain in 0.5dB step. The detailed process can be described as follows:



Figure 8 Triple-Level Triple-Rate AGC Operation Principle

A: Small input signal, the output voltage is lower than threshold voltage Vth of AGC, AGC don't work.

B: Input voltage becomes large. It leads to the output voltage clipping, AGC1 starts fast compression, the attack time is set through the I²C register 0x0Ah [2:1], when the output voltage is higher than Vth_at1, and gain register began to decrease. Gain decreases when the output signal passes through the zero. It eliminates the clipping noise as soon as possible.

C: When the output voltage is not clipping and higher than threshold voltage Vth_at2, AGC2 starts work, the attack time is set through the I²C register 0x09h [4:2], gain register begins to decrease at a certain rate. Gain register began to decrease. Gain decreases when the output signal passes through the zero. The output voltage gradually decreases to below the AGC2 attack threshold voltage Vth_at2, which can protect the speaker and enhance the sound.

D: When the output voltage is lower than the AGC2 attack threshold voltage Vth_at2 and higher than the AGC3 attack threshold voltage Vth_at3, AGC3 starts work, the attack time is set through the I²C register 0x07h [4:2], and gain register began to decrease at a certain rate. Gain decreases when the output signal passes through the zero, so the output voltage gradually decreases to below of the AGC3 attack threshold voltage Vth_at3, matching the speaker to achieve greater volume and better sound quality.

E: Triple-Level Triple-Rate AGC attack time ends, Amplifier output power is close to the speaker rated power. F: Input voltage decreases, the output voltage becomes lower than the release threshold voltage Vth_rt, at this point, gain remains the same in the maintain time (10ms~20ms).

G: Gain increases when the time of output voltage lower than the release threshold voltage Vth_rt is longer than the holding time. The release time can be set through I²C register 0x07h [7:5].

H: Stop release when the output signal is larger than the release threshold or the gain is equal to the initial value. The output voltage remains constant.

Triple-Level Triple-Rate AGC can switch independently according to different application requirements. Such as close AGC1 and AGC2, retain only AGC3, this is the single-AGC mode, similar to AW8736 (AGC3 attack time is set to 1.28ms/dB; release time is set to 41ms/dB); Close AGC2, open AGC1 and AGC3, this is

awinir

Multi_level AGC. It can be set similar to AW8738 (AGC1 attack time is set to 80us/dB; AGC3 attack time is set to 0.64ms/dB; release time is set to 10.24ms/dB).

Zero-Crossing Adjustment Technology

Traditional AGC doesn't contain zero adjustment technology; AGC gain changes generally at the peak, the gain variation at the peak would generate a certain transient distortion, such distortions are audibly imperceptible. Such as individual songs have a slight click.



Figure 9 Zero-adjust Comparison

As shown above, when there is no zero-adjustment technology, it can be seen the obvious step change at the peak of large signal, the steps sound slightly perceived in special audio. Gain changes at zero. The steps disappear by using zero-crossing detection technology. Using zero detection technology can make the music pure and natural.

Low-voltage protection AGC technology

Mobile phone battery voltage will decrease in use, but the current will increase. When the battery voltage is low, high current maybe cause the battery protection or mobile phone automatically shut down. Awinic proprietary low voltage protection AGC technology can solve the problems, to prevent high current when the battery voltage is too low.

AW87519 is built-in low voltage protection AGC technology to real-time detection the battery voltage. Gain decreases rapidly when the battery voltage is below the safety threshold, so as to decrease the output voltage and the power supply current, which effectively prevents high current.





The protection safety threshold voltage is set to 3.3V~3.6V through the I²C register 0x02h [4:3]. The maximum protection output voltage is set to 5Vp ~ 6.5Vp through I²C register 0x02h [1:0].

Only when the register 0x02h [2] is set to 1, low voltage protection AGC technology is enabled.

Synchronous Boost technology

AW87519 integrated peak current mode synchronous PWM Boost as Class D power stage supply, significantly increase the output voltage dynamic range. Reduces the size of external components and saves PCB space by using 1.6MHz switching frequency. Boost output voltage can be set through the I²C register 0x03h [4:0]; Boost current limit can be set through register 0x04h [4:2].

AW87519 synchronous Boost with soft-start function to prevent overshoot current at powering-on; integrated the output protection circuit and self-recovery function; integrated Anti-Ring circuit to reduce EMI in DCM mode; built-in substrate switching shutdown circuit, effectively preventing the input and output leakage current anti-irrigation.

Speaker & Receiver 2-in-1 application

AW87519 built-in speaker and receiver 2-in-1 application mode, through the register settings, class D-type 2-in-1 receiver mode gain can be adjusted through the I²C register 0x05, adjustable range of 7.5~10.5dB, the application is very flexible. The 2-in-1 receiver mode uses the signal path of the speaker, with ultra-low distortion and strong drive capability, and eliminates the need for additional peripheral components, saving system cost and PCB layout space.

In the typical application case of Figure 5, the input capacitance Cin = 68nF, the gain is 24dB in the speaker application mode, the input high-pass cutoff frequency is 260Hz; In 7.5dB gain class D-type 2-in-1 receiver application mode, the output noise is 18μ V, the input high-pass cut-off frequency is 78Hz, which is very suitable for high-definition voice applications. AW87519 can achieve speaker and receiver's 2-in-1 application without changing any hardware in the case.

RNS(RF TDD Noise Suppression)

TDD Noise Causes

GSM cell phones use TDMA (Time Division Multiple Access) slot sharing technology. The time is divided into periodic frames in TDMA, and each frame is subdivided into a plurality of time slots. In order to transmit signals to the base station, the signals sent from the base stations to the plurality of mobile terminals are arranged in a predetermined time slot in the transmission. In this case, each TDMA frame contains 8 time slots, the entire frame is about 4.615ms long, and each slot time is 0.577ms.

With GSM handset, the RF power amplifier will transmit once every 4.615ms (217Hz), and the signal will produce intermittent Burst current and strong electromagnetic radiation. Intermittent Burst current will form a

power fluctuation of 217 Hz; High frequency (900MHz and 1800MHz) RF signals form a 217Hz RF envelope signal. 217Hz power fluctuations will be conducted through the conduction to the audio signal path, 217Hz RF envelope signal will be coupled through the radiation into the audio signal path, if the protection is not good, it will produce an audible TDD Noise, which includes the 217Hz noise And a harmonic noise signal of 217 Hz.



Figure 11 Schematic Diagram of Power Supply Voltage and RF Signal during GSM RF Operation

RNS fully inhibit the conduction and radiation interference by the AWINIC unique circuit architecture. Effectively improve the ability to suppress TDD Noise.

Conduction noise suppression

When the RF power amplifier is operating, it will draw the current from the battery by 217Hz frequency, Power supply will be introduced to 217Hz power ripple since the battery has a certain internal resistance, it will be coupled to the speaker through the audio power amplifier. The ability to suppress power fluctuations depends on the PSRR of the audio power amplifier.

$$PSRR = 20log(\frac{vout_{ac}}{vdd_{ac}})$$

Due to the input and output of the fully differential amplifier is perfectly symmetrical, theoretically, the effect of the power supply fluctuation on the two outputs is exactly the same, and the differential output is completely unaffected by the power supply fluctuation. In practice, due to process bias and other factors, the amplifier will have a certain mismatch, PSRR is generally better than -60dB, it shows the output relative to the power fluctuations can be reduced by 1000 times, such as 500mVp power fluctuations, the differential output of 0.5 MV, which basically can meet the application requirements.

But in practical applications, the power amplifier may encounter conduction of TDD Noise problem even if its PSRR is -60dB or -80dB, why is this? Because we also need to consider the impact of peripheral power mismatches of audio power amplifiers

For conventional audio power amplifiers, when the input resistor Rin and the input capacitor Cin mismatch, will greatly affect the audio power amplifier PSRR indicators, in the case of 24 times the gain, PSRR will be weakened to -46dB or so if the input resistance and Capacitor with 1% mismatch. PSRR will be weakened to -28dB or so if the input resistance and input capacitance mismatch with 10% mismatch, when the power fluctuations, it is easy to produce audible TDD Noise.

In order to enhance the audio power amplifier PSRR in the input resistance and input capacitance mismatch case, AW87519 features a unique conduction noise suppression circuit, making the power amplifier to maintain a high PSRR value even in the input resistance, the input capacitance deviation of 10% or more, this greatly inhibits the generation of conducted noise.

Radiation noise suppression

Input traces, output traces, horn loops, and even power and ground loops are likely to be subject to RF radiation interference in the audio signal module, longer input traces and output traces similar to the antenna, especially vulnerable RF radiation effects.

The reasonable PCB layout can reduce the influence of RF radiation in the design, such as shorten the line length of input and output as much as possible; audio devices should be shielded and far away from the RF antenna, maintain the integrity of the device to audio signal pathway; to increase the small bypass capacitor RF signals in the sensitive nodes. However, in practical applications, PCB layout is difficult to fully consider the influence of RF radiation on the audio signal path, and some RF energy will still be coupled to the audio signal path to form audible TDD Noise. Therefore, AW87519 features a unique RF radiation suppression circuit, a shielding layer inside the chip, effectively prevent high frequency energy into RF chip, to ensure that the drive single of the amplifier provided to the speaker will not be affected by the antenna RF radiation, thus avoiding the antenna RF Radiation caused by TDD Noise.



Figure 12 RF Radiation Coupling Graph

Class D amplifier without filter

When the traditional class D amplifier is in idle state of no input signal, the output will have the inverse square wave, it will directly above the load of the speaker, will form a large current power switch on the speaker, therefore we need to increase the LC filter to restore the analog audio signal at the amplifier output. The LC filter increase the cost and PCB layout area, while increase the power consumption, reduce the performance of THD+N.

The AW87519 features a Class D amplifier without a filter, eliminating the need for an output LC filter. In the idle state of no input signal, the two outputs (VOP, VON) of the amplifier are in-phase square waves and not generate idle switching currents on the speaker load. When the input signal is added to the input terminal, the duty ratio of the output is changed. The duty cycle of the VOP becomes larger and the duty cycle of the VON becomes smaller, and the difference value of the output forms the differential amplified signal on the speaker.

EEE

The AW87519 features a unique Enhanced Emission Elimination (EEE) technology, that controls fast transition on the output, greatly reduces EMI over the full bandwidth, fully meet FCC CLASS B specification requirements.

Pop-Click Suppression

The AW87519 features unique timing control circuit, that comprehensively suppresses pop-click noise, eliminates audible transients on shutdown, wakeup, and power-up/down.

Thermal AGC/ over temperature protection

The AW87519 features the thermal AGC patented technology, can according to the chip temperature, automatically adjust the gain of the system, reduce the power consumption of the chip, to prevent damage in case of excessive temperature.

The AW87519 has an automatic temperature detection mechanism, when the chip temperature exceeds the preset threshold of thermal AGC temperature (150°C), the chip will start the automatic gain control circuit to decrease the gain of the system, thereby reducing the energy consumption of the chip, thus slow or stop chip temperature continues to rise. When the chip temperature is restored to normal operating range (below 130°C), the automatic gain control circuit will restore the system gain to the original state. When the chip operates in a fault condition, the chip temperature is too high, up to a preset temperature protection temperature threshold (160°C), the system starts overheating protection, the chip will be turned off, restarts to resume normal work when the chip temperature returns to normal operating range (less than 130°C).

Automatic recovery of overcurrent protection

AW87519 with automatic recovery of the output overcurrent protection function, when the overcurrent occurs, AW87519 internal protection circuit will chip off to ensure that the chip is not damaged, when the short-circuit fault is eliminated, the chip will automatically resume working without restarting.

Device Address

awinic

The I²C device address (7-bit) is decided by the connection of the AD pin. The connection of AD pin configures the two LSB bits of the following 7-bit binary address A6-A0 of 10110A1A0. The permitted I²C addresses are 0x58(7bit) through 0x5B(7-bit). The address information is as following table.

AD pin	A1	A0	I2C address (7-bit)
Connects to GND	0	0	0x58
Connects to SCL	0	1	0x59
Connects to SDA	1	0	0x5A
Connects to VDD	1	1	0x5B

Table 2 AW87519 Address selection

I²C Timing feature

		Parameter	MIN	ТҮР	МАХ	UNIT	
No.	Sym	Name		116		•••••	
1	fscl	SCL Clock frequency			400	kHz	
2	t _{LOW}	SCL Low level Duration	1.3			μs	
3	tніgн	SCL High level Duration	0.6			μs	
4	t _{RISE}	SCL, SDA rise time			0.3	μs	
5	tFALL	SCL, SDA fall time			0.3	μs	
6	tsu:sta	Setup time SCL to START state	0.6			μs	
7	t hd:sta	(Repeat-start) Start condition hold time	0.6			μs	
8	tsu:sto	Stop condition setup time	0.6			μs	
9	tBUF	the Bus idle time START state to STOP state	1.3			μs	
10	tsu:dat	SDA setup time	0.1			μs	
11	thd:dat	SDA hold time	10			ns	



Figure 13 SCL and SDA timing relationships in the data transmission process





General I²C Operation

The I²C bus employs two signals, SDA (data) and SCL (clock), to communicate between integrated circuits in a system. The device is addressed by a unique 7-bit address; the same device can send and receive data. In addition, Communications equipment has distinguish master from slave device: In the communication process, only the master device can initiate a transfer and terminate data and generate a corresponding clock signal. The devices using the address access during transmission can be seen as a slave device.

SDA and SCL connect to the power supply through the current source or pull-up resistor. SDA and SCL default is a high level. All data to start transmission and end of transmission requires the main device to issue START state and STOP status:

START state: The SCL maintain a high level, SDA from high to low level

STOP state: The SCL maintain a high level, SDA pulled low to high level

Start and Stop states can be only generated by the master device. In addition, if the device does not produce STOP state after the data transmission is completed, instead re-generate a START state (Repeated START, Sr), and it is believed that this bus is still in the process of data transmission. Functionally, Sr state and START state is the same. As shown in Figure 15.



Figure 15 START and STOP State Generation Process

In the data transmission process, when the clock line SCL maintains a high level, the data line SDA must remain the same. Only when the SCL maintain a low level, the data line SDA can be changed, as shown in Figure 16. Each transmission of information on the SDA is 9 bits as a unit. The first eight bits are the data to be transmitted, and the first one is the most significant bit (Most Significant Bit, MSB), the ninth bit is an confirmation bit (Acknowledge, ACK or A), as shown in Figure 17. When the SDA transmits a low level in ninth clock pulse, it means the acknowledgment bit is 1, namely the current transmission of 8 bits data are confirmed, otherwise it means that the data transmission has not been confirmed. Any amount of data can be transferred between START and STOP state.



Figure 16 The Data Transfer Rules on the I²C Bus

The whole process of actual data transmission is shown in Figure 17. When generating a START condition, the master device sends an 8-bit data, including a 7-bit slave addresses (Slave Address), and followed by a

"read / write" flag (R/W). The flag is used to specify the direction of transmission of subsequent data. The master device will produce the STOP state to end the process after the data transmission is completed. However, if the master device intends to continue data transmission, you can directly send a Repeated START state, without the need to use the STOP state to end transmission.



Figure 17 Data Transmission on the I²C Bus

I²C Read/Write Processes

The following describes two kinds of ways of the I²C bus data transmission:

Write Process

Writing process refers to the master device write data into the slave device. In this process, the transfer direction of the data is always unchanged from the master device to the slave device. All acknowledge bits are transferred by the slave device, in particular, AW87519 as the slave device, the transmission process in accordance with the following steps, as shown in Figure 18:

Master device generates START state. The START state is produced by pulling the data line SDA to a low level when the clock SCL signal is a high level.

Master device transmits the 7-bits device address of the slave device, followed by the "read / write" flag (flag $R/\overline{W} = 0$).

The slave device asserts an acknowledgment bit (ACK) to confirm whether the device address is correct; The master device transmits the 8-bit AW87519 register address to which the first data byte will written;

The slave device asserts an acknowledgment (ACK) bit to confirm the register address is correct;

Master sends 8 bits of data to register which needs to be written;

The slave device asserts an acknowledgment bit (ACK) to confirm whether the data is sent successfully;

If the master device needs to continue transmitting data, it does not need further to send the register address for AW87519, within AW87519 each send confirmation bit(ACK) regret automatic accumulation register address then only need to repeat the sixth step and seven step:

The master device generates the STOP state to end the data transmission.



Figure 18 Writing Process (Data Transmission Direction Remains the Same)

Read Process

Reading process refers to the slave device reading data back to the master device. In this process, the direction of data transmission will change. Before and after the change, the master device sends START state and slave address twice, and sends the opposite "read/write" flag. In particular, AW87519 as the slave device, the transmission process carried out by following steps listed in Figure 19:

Master device asserts a start condition;

Master device transmits the 7 bits address of AW87519, and followed by a "read / write" flag (R/W = 0);

The slave device asserts an acknowledgment bit (ACK) to confirm whether the device address is correct;

The master device sends the 8bit address that the AW87519 register needs to read the data;

The slave device asserts an acknowledgment (ACK) bit to confirm whether the register address is correct or not;

The master device restarts the data transfer process by continuously generating STOP state and START state or a separate Repeated START.

Master sends 7-bits address of the slave device and followed by a read / write flag (flag R/W = 1) again. The slave device asserts an acknowledgment (ACK) bit to confirm whether the register address is correct or not.

The master transmits 8 bits of data to register which needs to be read;

The slave device sends an acknowledgment bit (ACK) to confirm whether the data is sent successfully.

AW87519 automatically increment register address once after the slave sent each acknowledge bit (ACK). The master device generates the STOP state to end the data transmission.





Register List

name	addres s	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
Chip ID	0x00	0	1	0	1	1	0	0	1
SYSCTRL	0x01	EN_SW	EN_CP	EN_BOOST	EN_PA	RCV_MODE	0	0	0
BATSAFE	0x02	0	0	0	BAT_SFGD _VTH ⁽²⁾ [1]	BAT_SFGD _VTH ⁽²⁾ [0]	EN_BAT_SFG D	BAT_SFGD_L EVEL ⁽³⁾ [1]	BAT_SFGD_L EVEL ⁽³⁾ [0]
BSTVOUT	0x03	1	1	FORCE_BOO ST	BST_VOUT ⁽⁴⁾ [4]	BST_VOUT ⁽⁴⁾ [3]	BST_VOUT ⁽⁴⁾ [2]	BST_VOUT ⁽⁴⁾ [1]	BST_VOUT ⁽⁴⁾ [0]
BSTCP	0x04	0	0	0	BST_IPEAK[2]	BST_IPEAK[1]	BST_IPEAK[0]	0	1
PAGAIN	0x05	0	0	0	PA_GAIN[4]	PA_GAIN[3]	PA_GAIN[2]	PA_GAIN[1]	PA_GAIN[0]
AGC3_Po	0x06	0	1	0	PD_AGC3	AGC3_Po[3]	AGC3_Po[2]	AGC3_Po[1]	AGC3_Po[0]
AGC3	0x07	AGC3_RT[2]	AGC3_RT[1]	AGC3_RT[0]	AGC3_AT[2]	AGC3_AT[1]	AGC3_AT[0]	1	0
AGC2_Po	0x08	0	0	0	0	AGC2_Po[3]	AGC2_Po[2]	AGC2_Po[1]	AGC2_Po[0]
AGC2	0x09	0	0	0	AGC2_AT[2]	AGC2_AT[1]	AGC2_AT[0]	0	0
AGC1	0x0A	0	1	0	0	1	AGC1_AT[1]	AGC1_AT[0]	PD_AGC1
(1) R	CV_MODE	: enable 2-in-1 re	ceiver application	1	•	•			•

eiver app BAT_SFGD_VTH: Battery voltage when enter into battery

(2) safe_guard mode

BAT_SFGD_LEVEL: Maxim output level when enter into battery (3)

safe_guard mode

BST_VOUT: Boost output voltage (4)

register	0x00	0x01	0x02	0x03	0x04	0x05	0x06	0x07	0x08	0x09	0x0A
Default	0x59	0x70	0x09	0xC8	0x11	0x05 (RCV_MODE=1)	0x53	0x4E	0x0B	0x08	0x4B
Default	0x59	0x70	0x09	0xE8	UXTT	0x10 (RCV_MODE=0)	0x43	UX4E	0x03	UXU8	0x4A

Table 3 AW87519 Register Initial Value

Any register address which is more than 0x0A and all reserved bits are reserved for debugging and testing purposes. Changing their values may affect the normal function of the power amplifier; Reading them will get any possible values. AW87519's I²C address is 10110A2A1, as shown in Table 4, in order to avoid conflict with other I²C devices address, you can connect AD pin to GND, SCL, SDA, VDD to set the value of A2 and A1, respectively. The following lists specific information about all visible registers, including default values and programmable ranges.

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
1	0	1	1	0	A2	A1	R/W

Table 4 AW87519 Address Byte

CHIP ID Register (address: 0x00)

I ² C Bit	Name	R/W	Default	Description
7:0	IDCODE	R	0x59	Chip ID will be returned after reading. All configuration registers will be reset to default values after 0xAA is written.

SYSTEM CONTROL (SYSCTRL) Register (address: 0x01)

I ² C Bit	Name	R/W	Default	Description
7	7 EN_SW R/V		0	Chip Software Enable
1		R/VV		0: Chip Software Disable:

				Shutdown the whole chip except PORN.
				1: Chip Software Enable
				Chargepump Enable:
6	EN_CP	R/W	1	0: Disable Chargepump, PVDD=VBAT
				<u>1</u> : Enable Chargepump
				BOOST enable
5	EN_BOOST	R/W	1	0: Disable BOOST, BOOST power down
				1: Enable BOOST
				PA output Enable
4	EN_PA	R/W	1	0: Disable PA
				1: Enable PA
				CLASS D receiver function enable
3	RCV_MODE	R/W	R/W O	0: Receiver mode disabled
				1: Enable Receiver mode
2:0			000	Reserved and Unused

BATTERY SAFEGUARD (BATSAFE)Register (address: 0x02)

I ² C Bit	Name	R/W	Default	Description
7:5			000	Reserved and Unused
				Setting Battery Threshold Voltage for Triggering Battery Safeguard Mode:
4:3	BAT_SFGD_	R/W	01	00: threshold voltage is 3.3V
4.5	VTH	R/VV	01	01:threshold voltage is 3.4V
				10:threshold voltage is 3.5V
			11:threshold voltage is 3.6V	
		R/W	0	Software control battery safeguard, when
2	EN_BAT_SF			FORCE_BOOST=0, this bit is set to be 0.
2	GD	1.7/ V V		<u>0</u> : Software control battery safeguard disable
				1: Software control battery safeguard enable
				Setting Maximum Output Level when Battery
				Safeguard Mode Triggered
1:0	BAT_SFGD_	R/W	01	00: 5.0Vp
1.0	LEVEL		01	<u>01</u> : 5.5Vp
				10: 6.0Vp
				11: 6.5Vp

BOOST OUTPUT VOLTAGE (BSTVOUT) Register (address: 0x03)

I ² C Bit	Name	R/W	Default	Description
7:6			11	Reserved and Unused
				Boost output voltage enable
5	FORCE_ BOOST	R/W	1	0 : direct through mode , PVDD=VBAT
				<u>1</u> : force boost output voltage
				BOOST output voltage set
				01001~11111: Unavailable
				<u>01000</u> : 8.5V
				00111: 8.25V
				00110: 8.0V
4:0	BST_VOUT	R/W	01000	00101: 7.75V
				00100: 7.5V
				00011: 7.25V
				00010: 7.0V
				00001: 6.75V
				00000: 6.5V

BOOST CONTROL PARAMETER (BSTCP) Register (address: 0x04)

R/W

I²C Bit

Name

Default Description



7:5			000	Reserved and Unused
				BOOST peak current limit
				000: 2.5A
				001: 2.75A
				010: 3.0A
4:2	BST_IPEAK	R/W	100	011: 3.25A
				<u>100</u> : 3.5A
				101: 3.75A
				110: 4.0A
				111: 4.25A
1:0			01	Reserved and Unused

GAIN CONTROL (Gain) Register (address: 0x05)

For RCV_MODE=1, (Speaker & Receiver 2-in-1Mode):

I ² C Bit	Name	R/W	Default	Description	
7:5			000	Reserved and Unused	
			00101	Setting Class D Amplifyir	ng Gain
				Gain	
4.0	Cain			00000~00100	Reserved and Unused
4:0	Gain	R/W		00101: 7.5dB	R _{ini} =30kΩ
				00110: 9.0dB	R _{ini} =24kΩ
				00111: 10.5dB	R _{ini} =28kΩ

For RCV_MODE=0,(Speaker Mode):

I ² C Bit	Name	R/W	Default	Description	
7:5			000	Reserved and Unused	
				Setting Class D Amplifying	Gain
				01000: 12dB	R _{ini} =36.5kΩ
				01001: 13.5dB	R _{ini} =30kΩ
			10000	01010: 15.0dB	R _{ini} =25kΩ
				01011: 16.5dB	R _{ini} =21.5kΩ
4:0		DAM		01100: 18.0dB	R _{ini} =18kΩ
4:0	Gain	R/W		01101: 19.5dB	R _{ini} =15.5kΩ
				01110: 21dB	R _{ini} =12.5kΩ
				01111: 22.5dB	R _{ini} =11kΩ
				<u>10000</u> : 24dB	R _{ini} =9kΩ
				10001: 25.5dB	R _{ini} =7.5kΩ
				10010: 27dB	R _{ini} =6.5kΩ
				10011~11111: Unavailable	

CLASS D AGC3 OUTPUT POWER (AGC3_Po) Register (address: 0x06)

I ² C Bit	Name	R/W	Default	Description	
7:5			010	Reserved and Unused	
				Disable AGC3	
4	PD_AGC3	R/W	0	0:Enable AGC3	
				1:Disable AGC3	
				Setting AGC3 Output Power	for Protecting Speaker
				and stereo Receiver	
				0000: 0.5W@8Ω	0.667W@6Ω
				0001: 0.6W@8Ω	0.8W@6Ω
3:0	AGC3_Po	R/W	0011	0010: 0.7W@8Ω	0.933W@6Ω
				<u>0011</u> : 0.8W@8Ω	1.067W@6Ω
				0100: 0.9W@8Ω	1.2W@6Ω
				0101: 1.0W@8Ω	1.333W@6Ω
				0110: 1.1W@8Ω	1.467W@6Ω

	0111: 1.2W@8Ω	1.6W@6Ω
	1000: 1.3W@8Ω	1.733W@6Ω
	1001: 1.4W@8Ω	1.867W@6Ω
	1010: 1.5W@8Ω	2.0W@6Ω
	1011: 1.6W@8Ω	2.133W@6Ω
	1100: 1.7W@8Ω	2.267W@6Ω
	1101: 1.8W@8Ω	2.4W@6Ω
	1110: 1.9W@8Ω	2.533₩@6Ω
	1111: 2.0W@8Ω	2.667W@6Ω

CLASS D AGC3 PARAMETER (AGC3) Register (address: 0x07)

I ² C Bit	Name	R/W	Default	Description
				Setting Release Time of AGC3:
				000: 5.12ms/dB
				001: 10.24ms/dB
				010: 21 ms/dB
7:5	AGC3_RT	R/W	010	011: 41 ms/dB
				100: 82 ms/dB
				101: 164 ms/dB
				110: 328 ms/dB
				111: Unavailable
				Setting Attack Time of AGC3:
				000: 1.28ms/dB
				00 <mark>1: 2.56ms/dB</mark>
				0 <mark>10: 10.24ms/d</mark> B
4:2	AGC3_AT	R/W	011	<u>011: 20.</u> 48ms/dB
				100: 41ms/dB
				101: 82ms/dB
				110: 164ms/dB
			111: 328ms/dB	
1:0			10	Reserved and Unused

CLASS D AGC2 OUTPUT POWER(AGC2_Po) Register (address: 0x08)

I ² C Bit	Name	R/W	Default	Description	
7:4			0000	Reserved and Unused	
				Setting AGC2 Output Pow	er:
				0000: 1.0W@8Ω	1.333W@6Ω
				0001: 1.2W@8Ω	1.6W@6Ω
	:0 AGC2_Po R/W		V 0011	0010: 1.4W@8Ω	1.867W@6Ω
		RM		<u>0011</u> : 1.6W@8Ω	2.133W@6Ω
				0100: 1.8W@8Ω	2.4W@6Ω
3:0				0101: 2.0W@8Ω	2.667W@6Ω
0.0		0011	0110: 2.2W@8Ω	2.933W@6Ω	
				0111: 2.4W@8Ω	3.2W@6Ω
				1000: 2.6W@8Ω	3.467W@6Ω
				1001: 2.8W@8Ω	3.733W@6Ω
				1010: 3.0W@8Ω	4W@6Ω
				1011: AGC2 OFF	
				1100~1111: Unavailable	

CLASS D AGC2 PARAMETER (AGC2) Register (address: 0x09)

I ² C Bit	Name	R/W	Default	Description
7:5			000	
4:2	AGC2_AT	R/W	010	Setting Attack Time of AGC2: 000: 0.16ms/dB 001: 0.32ms/ dB



			<u>010</u> : 0.64ms/dB
			011: 2.56ms/dB
			100: 10.24ms/dB
			101: 41ms/dB
			110: 82ms/dB
			111: 164ms/dB
1:0	 	00	Reserved and Unused

CLASS D AGC1 PARAMETER (AGC1) Register (address: 0x0A)

I ² C Bit	Name	R/W	Default	Description
7:3			01001	Reserved and Unused
				Setting Fastest Level AGC Attack Time:
				00: 0.04ms/dB
2:1	AGC1_AT	R/W	01	01: 0.08ms/dB
				10: 0.16ms/dB
				11: 0.32ms/dB
				AGC1 control bit
0	PD_AGC1	R/W	0	0: AGC1 Enable
				1: AGC1 Disable

APPLICATION INFORMATION

EXTERNAL COMPONENTS

BOOST INDUCTOR SELECTION

Selecting inductor needs to consider Inductance, size, magnetic shielding, saturation current and temperature current.

a) Inductance

Inductance value is limited by the boost converter's internal loop compensation. In order to ensure phase margin sufficient under all operating conditions, recommended 1µH inductor.

b) Size

For a certain value of inductor, the smaller the size, the greater the parasitic series resistance of the inductor DCR, the higher the loss, corresponds to the lower efficiency.

c) Magnetic shielding

Magnetic shielding can effectively prevent the inductance of the electromagnetic radiation interference. It is much better to choose inductance with magnetic shielding in the application of EMI sensitive environment.

d) Saturation current and temperature rise of current

Inductor saturation current and temperature rise current value are important basis for selecting the inductor. As the inductor current increases, on the one hand, since the magnetic core begins to saturate, inductance value will decline; on the other hand, the inductor's parasitic resistance inductance and magnetic core loss can lead to temperature rise. In general, the current value is defined as the saturation current I_{SAT} when the inductance value drops to 70%; the current value is defined as temperature rise current I_{RMS} when inductance temperature rise 40°C.

For particular applications, need to calculate the maximum I_{L_PEAK} and I_{L_RMS} , which is a basis of selecting the inductor. When VDD = 4.2V, PVDD=8.5V, $R_L = 8\Omega$, amplifier $R_{DSON} = 250m\Omega$, when THD = 1% (the maximum power without distortion), the output power is calculated as follows:

$$P_{OUT} = \frac{\left(V_{OUT} \times \frac{R_L}{R_L + R_{DSOW}}\right)^2}{2 \times R_L} = \frac{\left(8.5 \times \frac{8}{8 + 0.25}\right)^2}{2 \times 8} = 4.3W$$

In such a large output power, the overall efficiency of the power amplifier is typically 80%, in order to calculate the maximum average current IMAX_AVG_VDD and maximum peak current IMAX_PEAK_VDD drawn from VDD:

$$I_{MAX_{AVG_{VDD}}} = \frac{P_{OUT}}{V_{DD} \times \eta} = \frac{4.3}{4.2 \times 0.8} A = 1.28A$$

 $I_{MAX_PEAK_VDD} = 2 \times I_{MAX_AVG_VDD} = 2.56A$

If inductor DCR is $50m\Omega$, the inductor power loss at this time is:

 $P_{DCR,LOSS} = 1.5 \cdot l_{MAX_{AVG_{VDD}}}^{2} \cdot DCR = 1.5 \times 1.28^{2} \times 0.05W = 123mW$

Wherein the coefficient 1.5 is the square of the ratio of the sine wave current RMS value and average value (there is no consideration of the impact of the inductor ripple, the actual DCR loss will be even greater). If the loss which is resulting from DCR is less than 1% at maximum efficiency ($P_{OUT} = 2.5W$, $\eta = 80\%$), then:

$$I_{AVG_VDD} = \frac{P_{OUT}}{V_{DD} \times \eta} = \frac{2.5}{4.2 \times 0.8} = 0.74A$$
$$DCR = \frac{P_{DCR,LOSS}}{1.5 \cdot l_{AVG_VDD}^2} \le 0.01 \times \frac{P_{OUT}}{1.5 \cdot l_{AVG_VDD}^2 \cdot \eta} = \frac{0.01 \times 2.5}{1.5 \times 0.74^2 \times 0.8} \Omega = 38 \text{m}\Omega$$

www.awinic.com.cn

According to the working principle of the Boost, we can calculate the size of the inductor current

ripple Δ_{IL} :

$$\Delta I_{L} = \frac{V_{DD} \times (V_{OUT} - V_{DD})}{V_{OUT} \times f \times L} = \frac{4.2 \times (8.5 - 4.2)}{8.5 \times 1.6 \times 10^{6} \times 1 \times 10^{-6}} \text{ A} = 1.33 \text{ A}$$

Thus, the maximum peak inductor current $I_{L_{PEAK}}$ and maximum effective inductor current $I_{L_{RMS}}$ is:

$$I_{L_PEAK} = I_{MAX_PEAK_VDD} + \frac{\Delta I_L}{2} = 2.56 + \frac{1.33}{2} \text{ A} = 3.23 \text{ A}$$
$$I_{L_RMS} = \sqrt{I_{MAX_PEAK_VDD}^2 + \frac{\Delta I_L^2}{12}} = \sqrt{2.56^2 + \frac{1.33^2}{12}} \text{ A} = 2.6 \text{ A}$$

From the above calculation results:

- 1) For typical DCR about $38m\Omega$ inductance, the efficiency loss caused by around 1.5%;
- In practice, the maximum output power of the amplifier is likely to reach 4.3W in an instant, so the selected inductor saturation current I_{SAT} requires more than the maximum inductor peak current I_{L_PEAK};
- 3) In some cases, if the I_{L_PEAK} calculated according to the above method is greater than the set of input inductor current limit value I_{LIMIT}, shows the power amplifier is restricted by inductance input current limit, the actual maximum output power is less than the calculated value, the measured value shall prevail, and I_{SAT} need greater than the set current limiting value I_{LIMIT}, and cannot be less than 2.56A;
- 4) Take PVDD = 8.5V for example, under different conditions, the typical method of selecting I_{SAT} in the following table:

V _{DD} (V)	PVDD (V)	R∟ (Ω)	I _{LIMIT} (А)	Efficiency(ŋ) (%)	Po (W)	Il_реак (А)	Inductor saturation current ISAT minimum value (A)
4.2	8.5	8	4	80	4.3	3.23	4.2
4.2	8.5	6	4	75	5.3	4	4.2

- 5) As the result of the action of AGC, amplifier will not work long hours at maximum power without distortion, the actual average inductor current is far less than the maximum inductor current effective I_{L_RMS}, so when selecting the inductor, the inductor temperature rise current is not usually a limiting factor;
- 6) Inductor Selection example: the inductor package size is 252012, inductance value is 1µH, DCR Typical value is 47mΩ, the typical saturation current I_{SAT} is 4.2A, the typical temperature rise current I_{RMS} is 2.8A, suitable for VDD=3.6V, PVDD=8.5V, speaker impedance R_L=8Ω, inductor input current limit I_{LIMIT}= 4.2A. If you choose I_{SAT} or I_{RMS} of the inductance is too small, it is possible to cause the chip don't work properly, or the temperature of the inductance is too high.

Inductance value	size	DCR (Ω)	Isat (A)	I _{RMS} (A)
1uH	2.5×2.0×1.2mm	0.047	4.2	2.8

www.awinic.com.cn

Capacitor Selection

BOOST CAPACITOR SELECTION

The output capacitor of chargepump is usually within the range 0.1μ F~47 μ F, It needs to use Class II type (EIA) multilayer ceramic capacitors (MLCC). Its internal dielectric is ferroelectric material (typically BaTiO3), a high the dielectric constant in order to achieve smaller size, but at the same Class II type (EIA) multilayer ceramic capacitors has poor temperature stability and voltage stability as compared to the Class I type (EIA) capacitance. Capacitor is selected based on the requirements of temperature stability and voltage stability, considering the capacitance material, capacitor voltage, and capacitor size and capacitance values.

a) temperature stability

Class II capacitance have different temperature stability in different materials, usually choose X5R type in order to ensure enough temperature stability, and X7R type capacitance has better properties, the price is relatively more expensive. X5R capacitance change within ±15% in temperature range of 55°C to 85°C, X7R capacitance change within ±15% in temperature range of -55°C~125°C. The output capacitance of the AW87519's chargepump recommends X5R ceramic capacitors.

b) Voltage Stability

Class II type capacitor has poor voltage stability ——Capacitance values falling fast along with the DC bias voltage applied across the capacitor increasing. The rate of decline is related to capacitance material, capacitors rated voltage, capacitance volume. Take for TDK C series X5R for example, its pressure voltage value is 16V or 25V, the package size is 0805, 1206 or 0603, the capacitance value is 10µF. The capacitor's voltage stability of different types of capacitor is as shown below:



Capacitor Variation v.s. DC Voltage

Figure 20 Different Types of Capacitive Voltage Stability

It can be found that the rate of capacitance capacity value descent becomes slow along with "large capacitor size, capacitance pressure voltage rise". The larger the package size, the better voltage stability. The higher the height, the better voltage stability with the same length and width of the capacitance. Voltage stability of

smaller package size (0603) capacitor change affected by the pressure value is very small. In AW87519 typical applications, it is necessary to ensure the output value of the PVDD capacitor $\geq 6\mu F$ when PVDD=8.5V.

Take the following capacitances as the Boost of the output capacitor for example:

value	material	size (mm³)	rated voltage (V)	quantity	value@8.5V
10uF	X5R	1.60×0.80×0.80 (0603)	16	4	6uF
10uF	X5R	2.00×1.25×1.25 (0805)	25	3	6.3uF

As for the different manufacturers' capacitors, it's important to determine the type and quantity of the capacitors through the capacitor voltage stability data provided by the manufacturer.

Input Capacitor-C_{in} (input high-pass cutoff frequency)

The input capacitors and input resistors form a high-pass filter to filter out the DC component of the input signal. The -3dB frequency points of the high pass filter is shown below:

$$f_{H}(-3dB) = \frac{1}{2*\pi * R_{intotal} * C_{in}} (Hz)$$

The selection of a smaller Cin capacitor in the application helps to filter out 217Hz noise, which comes from the input coupling, and the smaller capacitor is advantageous to reduce the pop-click noise when the power amplifier turn on.Better matching of the input capacitors improves performance of the circuit and also helps to suppress pop-click noise. A capacitor value deviation of 10% or better capacitance is recommended. Take typical application as an example, the input high-pass cutoff frequency is calculated as below:

$$f_{H}(-3dB) = \frac{1}{2*\pi*R_{intotal}*C_{in}} = \frac{1}{2*\pi*9k\Omega*68nF}(Hz) = 260Hz$$

Class D-type speaker & receiver 2-in-1 application (Gain=9dB), the input high pass frequency is as follows:

$$f_{H}(-3dB) = \frac{1}{2*\pi*R_{intotal}*C_{in}} = \frac{1}{2*\pi*24k\Omega*68nF}(Hz) = 98Hz$$

Supply Decoupling Capacitor (Cs)

A good decoupling capacitor can improve the efficiency and the best performance of the power amplifier. At the same time, in order to get good high frequency transient performance, the ESR value of the capacitor should be as small as possible. In AW87519 applications, low ESR (equivalent-series-resistance) X7R or X5R ceramic capacitors are recommended. Generally, 10μ F ceramic capacitors are used to bypass the VDD to the ground, and the decoupling capacitor should be placed as close to the VDD chip as possible in the layout. If you want to filter out low-frequency noise better, you need to add a 10μ F or greater decoupling capacitor depending on your application. Meanwhile, a 33pF~0.1 μ F ceramic capacitor is placed on the pin of the power supply to filter the high frequency interference on the power supply. The capacitor should be placed as close as possible to the pin3 and inductor.

Output beads, capacitors, TVS

Using EEE technology, in the class K mode, the AW87519 can also meet the FCC CLASS B specification

requirements. It is recommended to Use ferrite chip beads and capacitors if device near the EMI sensitive circuits, there are long leads from amplifier to speaker, placed as close as possible to the output pin.



Figure 21 Ferrite Chip Bead and Capacitor

Amplifier output is a square wave signal. The voltage across the capacitor will be much larger than the PVDD voltage after increasing the bead capacitor. It suggested the use of rated voltage above 16V capacitor. At the same time a square wave signal at the output capacitor switching current form, the static power consumption increases, so the output capacitance should not be too much which is recommended 0.1nF ceramic capacitor rated voltage of 16V. If you want to get better EMI suppression performance, can use 1nF, rated voltage 16V capacitor, but quiescent current will increase.

Power amplifier output PWM signals of high voltage to PVDD voltage, voltage to 8.5 V, will produce some ringing after bead capacitor, resulting in higher peak voltage. Recommended choose the operating voltage of 16V TVS.

PCB AND DEVICE LAYOUT CONSIDERATION

EXTERNAL COMPONENTS PLACEMENT



Figure 22 AW87519 External Components Placement

LAYOUT CONSIDERATIONS

This device is a power a power amplifier chip. To obtain the optimal performance, PCB layout should be considered carefully. The suggested Layout is illustrated in the following diagram:

awinic 上海艾为电子技术股份有限公司 shanghai awinic technology co., ltd.



Figure 23 AW87519 Board Layout

In order to obtain excellent performance of AW87519, PCB layout must be carefully considered. The design consideration should follow the following principles:

- 1. In AW87519 peripheral device layout, you first need to guarantee the chargepump output capacitance close to VBST pin.
- 2. All the filter capacitors of the audio PA (including CVDD, CVBST and CVREG) should be placed close to the pins of the chip.
- 3. Please place the VREG capacitor close to the VBST capacitor. The parasitic inductance of the CVREG capacitor should be less than 3nH. Minimize inductance as much as possible.
- 4. Traces of SW pin should support currents up to device over-current limit (peak current 3.5A).
- 5. Try to provide a separate short and thick power line to AW87519, the copper width is recommended to be larger than 0.75mm. The decoupling capacitors should be placed as close as possible to boost power supply pin.
- 6. The input capacitors should be close to AW87519 INN and INP input pin, the input line should be parallel to suppress noise coupling.
- 7. The beads and capacitor should be placed near to AW87519 VON and VOP pin. The output line from AW87519 to speaker should be as short and thick as possible. The width is recommended to be larger than 0.5mm.

TAPE & REEL DESCRIPTION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



All Dimensions are nominal

D1	D0	A0	B0	K0	P0	P1	P2	W	Pin1 Quadrant
(mm)									
330	12.4	2.3	3.3	0.75	2	4	4	12	Q1

PACKAGE DESCRIPTION



LAND PATTERN



VERSION INFORMATION

Version	Date	Description	
V1.0	2019-01-28	AW87519FCR datasheet V1.0	
V1.1	2019-05-24	 Modify PCB and Device Layout Modify package description and Land pattern 	

DISCLAIMER

awinic

Information in this document is believed to be accurate and reliable. However, Shanghai AWINIC Technology Co., Ltd (AWINIC Technology) does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

AWINIC Technology reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. Customers shall obtain the latest relevant information before placing orders and shall verify that such information is current and complete. This document supersedes and replaces all information supplied prior to the publication hereof.

AWINIC Technology products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an AWINIC Technology product can reasonably be expected to result in personal injury, death or severe property or environmental damage. AWINIC Technology accepts no liability for inclusion and/or use of AWINIC Technology products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications that are described herein for any of these products are for illustrative purposes only. AWINIC Technology makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

All products are sold subject to the general terms and conditions of commercial sale supplied at the time of order acknowledgement.

Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Reproduction of AWINIC information in AWINIC data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. AWINIC is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of AWINIC components or services with statements different from or beyond the parameters stated by AWINIC for that component or service voids all express and any implied warranties for the associated AWINIC component or service and is an unfair and deceptive business practice. AWINIC is not responsible or liable for any such statements.