



650V 4A N-Channel Planar MOSFET



General Description

HS4N65 is Fortunatus high voltage MOSFET family based on advanced planar stripe DMOS technology. This advanced MOSFET family has optimized on-state resistance, and also provides superior switching performance and higher avalanche energy strength. This device family is suitable for high efficiency switch mode power supplies.

FEATURES

- RDSON≤3.0Ω @Vgs=10V, Id=2A
- Ultra Low gate Charge(typical 13 nC)
- Low Crss (typical 5pF)
- Fast switching capability
- 100% avalanche tested
- Improved dv/dt capability

SYMBOL



ASSEMBLY MESSAGE

Product Name	Marking	Package	Halogen Free	Packaging
HSD4N65	4N65UF	TO-251	YES	Tube
HSU4N65	4N65DF	TO-252	YES	Tube/Reel
HSP4N65	4N65CF	TO-220	YES	Tube
HSF4N65	4N65FF	TO-220F	YES	Tube

ABSOLUTE MAXIMUM RATINGS (T_C=25°C unless otherwise noted)

Parameter	Symbol	Rating			Unit
		HSD/U4N65	HSP4N65	HSF4N65	
Drain-Source Voltage	V _{DSS}	650			V
Drain Current	I _D	4			A
		2.7			A
Drain Current	I _{DM}	16			A
Gate-Source Voltage	V _{GSS}	±30			V
Avalanche Energy	E _{AS}	232			mJ
	E _{AR}	15			mJ
Avalanche Current (None1)	I _{AR}	4			A
Peak Diode Recovery dv/dt (Note3)	dv/dt	5			V/ns
Power Dissipation (Note 2)	P _D	80	102	38	W
		0.64	0.82	0.3	W/°C
Maximum Junction Temperature	T _J	150			°C
Storage Temperature Range	T _{STG}	-55 to 150			°C

Note: 1. Repetitive Rating: Pulse width limited by maximum junction temperature

2. L=29mH, I_{AS}=4.0A, V_{DD}=50V, R_G=25 Ω, Starting T_J = 25°C

3. ISD ≤ 4.0A, di/dt ≤ 300A/μs, V_{DD} ≤ BVDSS, Starting T_J = 25°C



THERMAL CHARACTERISTICS

Parameter	Symbol	Max.			Unit
		HSD/U4N65	HSP4N65	HSF4N65	
Thermal Resistance, Junction-to-Case	R _{θJC}	1.56	1.23	3.29	°C/W
Thermal Resistance, Junction-to-Ambient	R _{θJA}	110	62	120	°C/W

ELECTRICAL CHARACTERISTICS (T = 25°C, unless otherwise Noted)

Parameter	Symbol	Test Condition	Min.	Typ.	Max.	Unit
OFF CHARACTERISTICS						
Drain-Source Breakdown Voltage	BV _{DSS}	V _{GS} =0V, ID=250μA	650			V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =650V, V _{GS} =0V			1	uA
		V _{DS} =520V, TC = 125°C			100	uA
Gate-Body Leakage Current, Forward	I _{GSS}	V _{GS} =30V			100	nA
Gate-Body Leakage Current, Reverse		V _{GS} =-30V			-100	nA
Breakdown Voltage Temperature Coefficient	ΔV _{DSS} /ΔT _J	ID = 250 μA	0.62			V/°C
ON CHARACTERISTICS						
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} =V _{GS} , ID=250μA	2		4	V
Drain-Source On-State Resistance	R _{DSON}	V _{GS} =10V, ID=2A		2.6	3.0	Ω
Forward Transconductance (Note4)	g _{FS}	V _{DS} = 50V, ID = 2A		2.5		S
DYNAMIC PARAMETERS						
Input Capacitance	C _{iss}	V _{DS} =25V, V _{GS} =0V, f=1.0MHz		545		pF
Output Capacitance	C _{oss}			54		pF
Reverse Transfer Capacitance	C _{rss}			5		pF
SWITCHING PARAMETERS						
Turn-ON Delay Time	t _{D(ON)}	V _{DD} =325V, ID=4 A, V _{GS} = 10V ,RG=10Ω (Note4,5)		11		ns
Turn-ON Rise Time	t _R			25		ns
Turn-OFF Delay Time	t _{D(OFF)}			32.5		ns
Turn-OFF Fall-Time	t _F			7		ns
Total Gate Charge(Note)	Q _G	V _{DS} =520V, V _{GS} =10V, ID =4A (Note4,5)		13		nC
Gate Source Charge	Q _{GS}			3.4		nC
Gate Drain Charge	Q _{GD}			7		nC
SOURCE- DRAIN DIODE RATINGS AND CHARACTERISTICS						
Drain-Source Diode Forward Voltage	V _{SD}	IS=4A, V _{GS} =0V			1.4	V
Diode Continuous Forward Current	I _S				4	A
Pulsed Drain-Source Current	I _{SM}				16	A
Reverse Recovery Time	t _{RR}	V _{GS} =0V,ISD=4A di/dt=100 A/μs (Note4,5)		510		ns
Reverse Recovery Charge	Q _{RR}			2.5		uC

Note: 4. Pulse Test : Pulse width ≤ 300μs, Duty cycle ≤ 2%

5. Essentially independent of operating temperature



TYPICAL CHARACTERISTICS




Figure 1. Typical Output Characteristics




Figure 2.Typical Transfer Characteristics




Figure 3.On-Resistance versus Drain Current




Figure4.Diode ForwardVoltage versus Current




Figure 5.Typical Capacitance vs.Drain-to-Source Voltage




Figure 6.Typical Gate Charge vs.Vgs



TYPICAL CHARACTERISTICS(Cont.)




Figure 7.Bvdss Variation with Temperature




Figure 8.On-Resistance Variation with Temperature




Figure 9. Maximum Safe Operating Area




Figure 9. Maximum Safe Operating Area






Figure 10. Maximum Continuous Drain Current vs Case Temperature




TEST CIRCUITS AND WAVEFORMS




Gate Charge Test Circuit



Gate Charge Waveform




Resistive Switching Test Circuit




Resistive Switching Waveforms




TEST CIRCUITS AND WAVEFORMS(Cont.)




Diode Reverse Recovery Test Circuit



Diode Reverse Recovery Waveform



Unclamped Inductive Switching Test Circuit



Unclamped Inductive Switching Waveforms