

500V N-Channel MOSFET

General Features

- Proprietary New Planar Technology
- > $R_{DS(ON),typ} = 0.55 \ \Omega @V_{GS} = 10V$
- Low Gate Charge Minimize Switching Loss
- Fast Recovery Body Diode

Applications

- Adaptor Charger
- SMPS Power Supply
- LCD Panel Power

Ordering Information

Part Number	Package	Brand
PTP09N50	TO-220	ľ
PTA09N50	TO-220F	ľ

Absolute Maximum Ratings

Symbol	Parameter	PTP09N50	PTA09N50	Unit
V _{DSS}	Drain-to-Source Voltage ^[1]	50	V	
V _{GSS}	Gate-to-Source Voltage	±3	30	v
I _D	Continuous Drain Current	9	.0	
I _{D @ Tc =100} ℃	Continuous Drain Current @ Tc=100°C	Figu	ire 3	А
I _{DM}	Pulsed Drain Current at V _{GS} =10V ^[2]	Figure 6		
E _{AS}	Single Pulse Avalanche Energy	630		mJ
dv/dt	Peak Diode Recovery dv/dt ^[3]	5.0		V/ns
Р	Power Dissipation	140	50	W
P _D	Derating Factor above 25°C	1.12	0.40	W/℃
T _L T _{PAK}	Maximum Temperature for Soldering Leads at 0.063in (1.6mm) from Case for 10 seconds, Package Body for 10 seconds	300 260		°C
T _J & T _{STG}	Operating and Storage Temperature Range	-55 to	o 150	

Caution: Stresses greater than those listed in the "Absolute Maximum Ratings" may cause permanent damage to the device.

Thermal Characteristics

Symbol	Parameter	PTP09N50	PTA09N50	Unit
R _{θJC}	Thermal Resistance, Junction-to-Case	0.89	2.5	°C AA/
R _{θJA}	Thermal Resistance, Junction-to-Ambient	62	100	°C/W

©2014 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

Lead Free Package and Finish

BV _{DSS}	R _{DS(ON),typ.}	I _D
500V	0.55Ω	9A



 $T_C \text{=} 25^\circ\!\mathrm{C}$ unless otherwise specified



Electrical Characteristics

OFF Characteristics $T_J = 25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	500			V	V _{GS} =0V, I _D =250uA
	Drain-to-Source Leakage Current 1 uA 100	1	V _{DS} =500V, V _{GS} =0V			
I _{DSS}				100	uA	V _{DS} =400V, V _{GS} =0V, T _J =125℃
	Cate to Source Lookage Current			+100		V _{GS} =+30V, V _{DS} =0V
I _{GSS} C	Gate-to-Source Leakage Current			-100	nA	V _{GS} =-30V, V _{DS} =0V

ON	Characteristics
----	-----------------

<u>ON Chara</u>	IN Characteristics T _J =25°C unless otherwise specified					
Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
R _{DS(ON)}	Static Drain-to-Source On-Resistance ^[4]		0.55	0.75	Ω	V _{GS} =10V, I _D =5A
V _{GS(TH)}	Gate Threshold Voltage	2.0		4.0	V	$V_{DS}=V_{GS}$, $I_{D}=250$ uA
gfs	Forward Transconductance ^[4]		11		S	VDS=20V,ID=9A

Dynamic Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
C _{iss}	Input Capacitance		1253)/ =0)/
C _{rss}	Reverse Transfer Capacitance		18		pF	V _{GS} =0V, V _{DS} =25V, f=1.0MH _Z
C _{oss}	Output Capacitance		130			
Qg	Total Gate Charge		28			
Q _{gs}	Gate-to-Source Charge		7.0		nC	V _{DD} =250V, I _D =9A, V _{GS} =0 to 10V
Q_{gd}	Gate-to-Drain (Miller) Charge		11			

Resistive Switching Characteristics

Essentially independent of operating temperature

Symbol	Parameter	Min.	Тур.	Max.	Unit	Test Conditions
td(ON)	Turn-on Delay Time		18			
trise	Rise Time		32		nS	V _{DD} =250V, I _D =9A, V _{GS} = 10V RG=25 Ω
td(OFF)	Turn-Off Delay Time		80			
tfall	Fall Time		38			



Source-Drain Body Diode Characteristics

 $T_J=25^{\circ}C$ unless otherwise specified

Symbol	Parameter	Min	Тур.	Max.	Unit	Test Conditions
I _{SD}	Continuous Source Current ^[4]			9	А	Integral PN-diode in
I _{SM}	Pulsed Source Current ^[4]			36		MOSFET
V _{SD}	Diode Forward Voltage			1.5	V	I _S =9A, V _{GS} =0V
trr	Reverse recovery time		330		ns	V _{GS} =0V ,I⊧=9A,
Qrr	Reverse recovery charge		1.5		uC	di⊧/dt=100A/µs

Note:

[1] T_J=+25℃ to +150℃

- [2] Repetitive rating; pulse width limited by maximum junction temperature.
 [3] ISD= 9A di/dt < 100 A/µs, VDD < BVDss, TJ=+150°C.
- [4] Pulse width≤380µs; duty cycle≤2%.



Typical Characteristics



 t_p , Rectangular Pulse Duration (s)

Figure 2. Maximum Power Dissipation vs Case Temperature



Figure 4. Typical Output Characteristics

Figure 3. Maximum Continuous Drain Current vs Case Temperature



Figure 5. Typical Drain-to-Source ON Resistance vs Gate Voltage and Drain Current



©2014 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.





Figure 6. Maximum Peak Current Capability





V_{GS}, Gate-to-Source Voltage (V)

Figure 9. Typical Drain-to-Source ON Resistance vs Drain Current 7.50 PULSE DURATION = 10 μ s DUTY CYCLE = 0.5 % MAX T_C=25°C 3.75 2.50 V_{GS} = 10V

15

I_D, Drain Current (A)

20

Figure 8. Unclamped Inductive Switching Capability

PTP09N50 PTA09N50



Figure 10. Typical Drain-to-Source ON Resistance vs Junction Temperature



©2014 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

25

30

R_{DS(ON)}, Drain-to-Source

1.25

0.00

0

5

10



Typical Characteristics(Cont.)



 $T_{J}\!,$ Junction Temperature (°C)





V_{DS}, Drain-to-Source Voltage (V)

Figure 15. Typical Gate Charge vs Gate-to-Source Voltage





T_J, Junction Temperature (°C)

Figure 14. Typical Capacitance vs Drain-to-Source Voltage



V_{DS}, Drain Voltage (V)

Figure 16. Typical Body Diode Transfer Characteristics



©2014 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.



Test Circuits and Waveforms





Test Circuits and Waveforms (Cont.)



Fig. 2.1 Switching Test Circuit



Fig. 2.2 Switching Waveforms



Fig. 3 . 1 Gate Charge Test Circuit



Fig. 4.1 Unclamped Inductive Switching Test Circuit









©2014 Perfect Intelligent Power Semiconductor Co., Ltd. All rights reserved. Information and data in this document are owned by PIP Semiconductors and may not be edited, reproduced, or redistributed in any way without written consent from PIP.

Disclaimers:

Perfect Intelligent Power Semiconductor Co., Ltd (PIP) reserves the right to make changes without notice in order to improve reliability, function or design and to discontinue any product or service without notice. Customers should obtain the latest relevant information before orders and should verify that such information is current and complete. All products are sold subject to PIP's terms and conditions supplied at the time of order acknowledgement.

Perfect Intelligent Power Semiconductor Co., Ltd warrants performance of its hardware products to the specifications at the time of sale, Testing, reliability and quality control are used to the extent PIP deems necessary to support this warrantee. Except where agreed upon by contractual agreement, testing of all parameters of each product is not necessarily performed.

Perfect Intelligent Power Semiconductor Co., Ltd does not assume any liability arising from the use of any product or circuit designs described herein. Customers are responsible for their products and applications using PIP's components. To minimize risk, customers must provide adequate design and operating safeguards.

Perfect Intelligent Power Semiconductor Co., Ltd does not warrant or convey any license either expressed or implied under its patent rights, nor the rights of others. Reproduction of information in PIP's data sheets or data books is permissible only if reproduction is without modification or alteration. Reproduction of this information with any alteration is an unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for such altered documentation.

Resale of PIP's products with statements different from or beyond the parameters stated by Perfect Intelligent Power Semiconductor Co., Ltd for that product or service voids all express or implied warrantees for the associated PIP's product or service and is unfair and deceptive business practice. Perfect Intelligent Power Semiconductor Co., Ltd is not responsible or liable for any such statements.

Life Support Policy:

Perfect Intelligent Power Semiconductor Co., Ltd's products are not authorized for use as critical components in life support devices or systems without the expressed written approval of Perfect Intelligent Power Semiconductor Co., Ltd.

As used herein:

- 1. Life support devices or systems are devices or systems which:
 - a. are intended for surgical implant into the human body,
 - b. support or sustain life,
 - c. whose failure to perform when properly used in accordance with instructions for used provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.