


### 28/40-Pin, 8-Bit CMOS Microcontrollers w/ 12-Bit A/D

#### Microcontroller Core Features:

- High-performance RISC CPU
- · Only 35 single word instructions to learn
- All single cycle instructions except for program branches which are two cycle
- Operating speed: DC 20 MHz clock input DC - 200 ns instruction cycle
- 4K x 14 words of Program Memory, 256 x 8 bytes of Data Memory (RAM)
- Interrupt capability (up to 14 internal/external interrupt sources)
- · Eight level deep hardware stack
- · Direct, indirect, and relative addressing modes
- · Power-on Reset (POR)
- Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Programmable code-protection
- Power saving SLEEP mode
- · Selectable oscillator options
- Low-power, high-speed CMOS EPROM technology
- · Fully static design
- In-Circuit Serial Programming™ (ISCP)
- Wide operating voltage range: 2.5V to 5.5V
- High Sink/Source Current 25/25 mA
- · Commercial and Industrial temperature ranges
- Low-power consumption:
  - < 2 mA @ 5V, 4 MHz
  - 22.5 μA typical @ 3V, 32 kHz
  - < 1 μA typical standby current

### \* Enhanced features


#### Pin Diagram



#### **Peripheral Features:**

- Timer0: 8-bit timer/counter with 8-bit prescaler
- Timer1: 16-bit timer/counter with prescaler, can be incremented during sleep via external crystal/clock
- Timer2: 8-bit timer/counter with 8-bit period register, prescaler and postscaler
- Two Capture, Compare, PWM modules
- Capture is 16-bit, max. resolution is 12.5 ns, Compare is 16-bit, max. resolution is 200 ns, PWM max. resolution is 10-bit
- ★ 12-bit multi-channel Analog-to-Digital converter
- ★ On-chip absolute bandgap voltage reference generator
- ★ Synchronous Serial Port (SSP) with SPI<sup>™</sup> (Master Mode) and I<sup>2</sup>C<sup>™</sup>
- ★ Universal Synchronous Asynchronous Receiver Transmitter, supports high/low speeds and 9-bit address mode (USART/SCI)
  - Parallel Slave Port (PSP) 8-bits wide, with external RD, WR and CS controls
- ★ Programmable Brown-out detection circuitry for Brown-out Reset (BOR)
- \* Programmable Low-voltage detection circuitry

#### Pin Diagrams



Key Features PICmicro™ Mid-Range Reference Manual (DS33023)	PIC16C773	PIC16C774
Operating Frequency	DC - 20 MHz	DC - 20 MHz
Resets (and Delays)	POR, BOR, MCLR, WDT (PWRT, OST)	POR, BOR, MCLR, WDT (PWRT, OST)
Program Memory (14-bit words)	4K	4K
Data Memory (bytes)	256	256
Interrupts	13	14
I/O Ports	Ports A,B,C	Ports A,B,C,D,E
Timers	3	3
Capture/Compare/PWM modules	2	2
Serial Communications	MSSP, USART	MSSP, USART
Parallel Communications	_	PSP
12-bit Analog-to-Digital Module	6 input channels	10 input channels
Instruction Set	35 Instructions	35 Instructions

#### **Table of Contents**

1.0 Device Overview	5
2.0 Memory Organization	11
3.0 I/O Ports	27
4.0 Timer0 Module	39
5.0 Timer1 Module	41
6.0 Timer2 Module	45
7.0 Capture/Compare/PWM (CCP) Module(s)	47
8.0 Master Synchronous Serial Port (MSSP) Module	53
9.0 Addressable Universal Synchronous Asynchronous Receiver Transmitter (USART)	97
10.0 Voltage Reference Module and Low-voltage Detect	113
11.0 Analog-to-Digital Converter (A/D) Module	117
12.0 Special Features of the CPU	127
13.0 Instruction Set Summary	143
14.0 Development Support	145
15.0 Electrical Characteristics	151
16.0 DC and AC Characteristics Graphs and Tables	173
17.0 Packaging Information	175
Appendix A: Revision History	187
Appendix B: Device Differences	187
Appendix C: Conversion Considerations	187
Index	189
Bit/Register Cross-Reference List	196
On-Line Support	197
Reader Response	198
PIC16C77X Product Identification System	199

#### To Our Valued Customers

#### **Most Current Data Sheet**

To obtain the most up-to-date version of this data sheet, please check our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number. e.g., DS30000A is version A of document DS30000.

#### Errata

An errata sheet may exist for current devices, describing minor operational differences (from the data sheet) and recommended workarounds. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site: http://www.microchip.com
- Your local Microchip sales office (see last page)
- The Microchip Corporate Literature Center; U.S. FAX: (602) 786-7277

When contacting a sales office or the literature center, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Corrections to this Data Sheet**

We constantly strive to improve the quality of all our products and documentation. We have spent a great deal of time to ensure that this document is correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please:

- Fill out and mail in the reader response form in the back of this data sheet.
- E-mail us at webmaster@microchip.com.

We appreciate your assistance in making this a better document.

#### 1.0 DEVICE OVERVIEW

This document contains device-specific information. Additional information may be found in the PICmicro™ Mid-Range Reference Manual, (DS33023), which may be obtained from your local Microchip Sales Representative or downloaded from the Microchip website. The Reference Manual should be considered a complementary document to this data sheet, and is highly recommended reading for a better understanding of the device architecture and operation of the peripheral modules

There a two devices (PIC16C773 and PIC16C774) covered by this datasheet. The PIC16C773 devices come in 28-pin packages and the PIC16C774 devices come in 40-pin packages. The 28-pin devices do not have a Parallel Slave Port implemented.

The following two figures are device block diagrams sorted by pin number; 28-pin for Figure 1-1 and 40-pin for Figure 1-2. The 28-pin and 40-pin pinouts are listed in Table 1-1 and Table 1-2, respectively.

FIGURE 1-1: PIC16C773 BLOCK DIAGRAM




FIGURE 1-2: PIC16C774 BLOCK DIAGRAM




TABLE 1-1 **PIC16C773 PINOUT DESCRIPTION** 

Pin Name	DIP, SSOP, SOIC Pin#	I/O/P Type	Buffer Type	Description			
OSC1/CLKIN	9	I	ST/CMOS <sup>(3)</sup>	Oscillator crystal input/external clock source input.			
OSC2/CLKOUT	10	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.			
MCLR/VPP	1	I/P	ST	Master clear (reset) input or programming voltage input. This pin is a active low reset to the device.			
				PORTA is a bi-directional I/O port.			
RA0/AN0	2	I/O	TTL	RA0 can also be analog input0			
RA1/AN1	3	I/O	TTL	RA1 can also be analog input1			
RA2/AN2/VREF-/VRL	4	I/O	TTL	<ul> <li>RA2 can also be analog input2 or negative analog reference volinput or internal voltage reference low</li> </ul>			
RA3/AN3/VREF+/VRH	5	I/O	TTL	RA3 can also be analog input3 or positive analog reference voltage input or internal voltage reference high			
RA4/T0CKI	6	I/O	ST	RA4 can also be the clock input to the Timer0 module. Output is open drain type.			
				PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.			
RB0/INT	21	I/O	TTL/ST <sup>(1)</sup>	RB0 can also be the external interrupt pin.			
RB1/SS	22	I/O	TTL/ST <sup>(1)</sup>	RB1 can also be the SSP slave select			
RB2/AN8	23	I/O	TTL	RB2 can also be analog input8			
RB3/AN9/LVDIN	24	I/O	TTL	RB3 can also be analog input9 or the low voltage detect input reference			
RB4	25	I/O	TTL	Interrupt on change pin.			
RB5	26	I/O	TTL	Interrupt on change pin.			
RB6	27	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming clock.			
RB7	28	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming data.			
				PORTC is a bi-directional I/O port.			
RC0/T1OSO/T1CKI	11	I/O	ST	RC0 can also be the Timer1 oscillator output or Timer1 clock input.			
RC1/T1OSI/CCP2	12	I/O	ST	RC1 can also be the Timer1 oscillator input or Capture2 input/ Compare2 output/PWM2 output.			
RC2/CCP1	13	I/O	ST	RC2 can also be the Capture1 input/Compare1 output/PWM1 output.			
RC3/SCK/SCL	14	I/O	ST	RC3 can also be the synchronous serial clock input/output for both SPI and I <sup>2</sup> C modes.			
RC4/SDI/SDA	15	I/O	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).			
RC5/SDO	16	I/O	ST	RC5 can also be the SPI Data Out (SPI mode).			
RC6/TX/CK	17	I/O	ST	RC6 can also be the USART Asynchronous Transmit or Synchronous Clock.			
RC7/RX/DT	18	I/O	ST	RC7 can also be the USART Asynchronous Receive or Synchronous Data.			
AVss	8	Р		Ground reference for A/D converter			
AVDD	7	P		Positive supply for A/D converter			
Vss	19	P	_	Ground reference for logic and I/O pins.			
VDD	20	Р	_	Positive supply for logic and I/O pins.			
Legend: I = input (	) = output		I/O = input	/output P = power			

— = Not used TTL = TTL input ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured for the multiplexed function.
2: This buffer is a Schmitt Trigger input when used in serial programming mode.

3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

**TABLE 1-2 PIC16C774 PINOUT DESCRIPTION** 

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	13	14	30	-	ST/CMOS <sup>(4)</sup>	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	14	15	31	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, OSC2 pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	1	2	18	I/P	ST	Master clear (reset) input or programming voltage input. This pin is an active low reset to the device.
						PORTA is a bi-directional I/O port.
RA0/AN0	2	3	19	I/O	TTL	RA0 can also be analog input0
RA1/AN1	3	4	20	I/O	TTL	RA1 can also be analog input1
RA2/AN2/VREF-/VRL	4	5	21	I/O	TTL	RA2 can also be analog input2 or negative analog reference voltage input or internal voltage reference low
RA3/AN3/VREF+/VRH	5	6	22	I/O	TTL	RA3 can also be analog input3 or positive analog reference voltage input or internal voltage reference high
RA4/T0CKI	6	7	23	I/O	ST	RA4 can also be the clock input to the Timer0 timer/counter. Output is open drain type.
RA5/AN4	7	8	24	I/O	TTL	RA5 can also be analog input4
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	33	36	8	I/O	TTL/ST <sup>(1)</sup>	RB0 can also be the external interrupt pin.
RB1/SS	34	37	9	I/O	TTL/ST <sup>(1)</sup>	RB1 can also be the SSP slave select
RB2/AN8	35	38	10	I/O	TTL	RB2 can also be analog input8
RB3/AN9/LVDIN	36	39	11	I/O	TTL	RB3 can also be analog input9 or input reference for low voltage detect
RB4	37	41	14	I/O	TTL	Interrupt on change pin.
RB5	38	42	15	I/O	TTL	Interrupt on change pin.
RB6	39	43	16	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming clock.
RB7	40	44	17	I/O	TTL/ST <sup>(2)</sup>	Interrupt on change pin. Serial programming data.
Legend: I = input (	) = outp	ut	I/O	= input	output/	P = power

— = Not used

I/O = input/output TTL = TTL input

ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured for the multiplexed function.

<sup>2:</sup> This buffer is a Schmitt Trigger input when used in serial programming mode.

<sup>3:</sup> This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

<sup>4:</sup> This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

**TABLE 1-2** PIC16C774 PINOUT DESCRIPTION (Cont.'d)

Pin Name	DIP Pin#	PLCC Pin#	QFP Pin#	I/O/P Type	Buffer Type	Description
						PORTC is a bi-directional I/O port.
RC0/T1OSO/T1CKI	15	16	32	I/O	ST	RC0 can also be the Timer1 oscillator output or a Timer1 clock input.
RC1/T1OSI/CCP2	16	18	35	I/O	ST	RC1 can also be the Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output.
RC2/CCP1	17	19	36	I/O	ST	RC2 can also be the Capture1 input/Compare1 output/PWM1 output.
RC3/SCK/SCL	18	20	37	I/O	ST	RC3 can also be the synchronous serial clock input/output for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	23	25	42	I/O	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).
RC5/SDO	24	26	43	I/O	ST	RC5 can also be the SPI Data Out (SPI mode).
RC6/TX/CK	25	27	44	I/O	ST	RC6 can also be the USART Asynchronous Transmit or Synchronous Clock.
RC7/RX/DT	26	29	1	I/O	ST	RC7 can also be the USART Asynchronous Receive or Synchronous Data.
						PORTD is a bi-directional I/O port or parallel slave port
					(3)	when interfacing to a microprocessor bus.
RD0/PSP0	19	21	38	I/O	ST/TTL <sup>(3)</sup> ST/TTL <sup>(3)</sup>	
RD1/PSP1	20	22	39 40	1/0	ST/TTL <sup>(3)</sup>	
RD2/PSP2	21 22	23		I/O	ST/TTL <sup>(3)</sup>	
RD3/PSP3 RD4/PSP4	27	24 30	41 2	I/O I/O	ST/TTL <sup>(3)</sup>	
RD5/PSP5	28	31	3	1/0	ST/TTL <sup>(3)</sup>	
RD6/PSP6	28	32	4	1/0	ST/TTL <sup>(3)</sup>	
RD7/PSP7	30	33	5	1/0	ST/TTL <sup>(3)</sup>	
ND//P3P/	30	33	5	1/0	SI/IIL	PORTE is a bi-directional I/O port.
RE0/RD/AN5	8	9	25	I/O	ST/TTL <sup>(3)</sup>	RE0 can also be read control for the parallel slave port, or analog input5.
RE1/WR/AN6	9	10	26	I/O	ST/TTL <sup>(3)</sup>	RE1 can also be write control for the parallel slave port, or analog input6.
RE2/CS/AN7	10	11	27	I/O	ST/TTL <sup>(3)</sup>	RE2 can also be select control for the parallel slave port, or analog input7.
AVss	12	13	29	Р		Ground reference for A/D converter
AVDD	11	12	28	Р		Positive supply for A/D converter
Vss	31	34	6	Р	_	Ground reference for logic and I/O pins.
VDD	32	35	7	P	_	Positive supply for logic and I/O pins.
NC	-	1,17,28, 40	12,13, 33,34		_	These pins are not internally connected. These pins should be left unconnected.

TTL = TTL input

I/O = input/output P = power ST = Schmitt Trigger input

— = Not used Note 1: This buffer is a Schmitt Trigger input when configured for the multiplexed function.

- 2: This buffer is a Schmitt Trigger input when used in serial programming mode.
- 3: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).
- 4: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

NOTES:

#### 2.0 MEMORY ORGANIZATION

There are two memory blocks in each of these PICmicro® microcontrollers. Each block (Program Memory and Data Memory) has its own bus so that concurrent access can occur.


Additional information on device memory may be found in the  $PICmicro^{TM}$  Mid-Range Reference Manual, (DS33023).

#### 2.1 Program Memory Organization

The PIC16C77X PICmicros have a 13-bit program counter capable of addressing an 8K x 14 program memory space. Each device has 4K x 14 words of program memory. Accessing a location above the physically implemented address will cause a wraparound.

The reset vector is at 0000h and the interrupt vector is at 0004h.

FIGURE 2-1: PROGRAM MEMORY MAP AND STACK



#### 2.2 <u>Data Memory Organization</u>

The data memory is partitioned into multiple banks which contain the General Purpose Registers and the Special Function Registers. Bits RP1 and RP0 are the bank select bits.

RP1	RP0	(STATUS<6:5>)

 $= 00 \rightarrow Bank0$ 

 $= 01 \rightarrow Bank1$ 

 $= 10 \rightarrow Bank2$ 

= 11 → Bank3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain special function registers. Some "high use" special function registers from one bank may be mirrored in another bank for code reduction and quicker access.

#### 2.2.1 GENERAL PURPOSE REGISTER FILE

The register file can be accessed either directly, or indirectly through the File Select Register FSR.

FIGURE 2-2: REGISTER FILE MAP

А	File ddress	А	File ddress		File Address	F	File Address
Indirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180h
TMR0	01h	OPTION REG	81h	TMR0	101h	OPTION REG	181h
PCL	02h	PCL	82h	PCL	102h	PCL	182h
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183h
FSR	04h	FSR	84h	FSR	104h	FSR	184h
PORTA	05h	TRISA	85h		105h		185h
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186h
PORTC	07h	TRISC	87h		107h		187h
PORTD (1)	08h	TRISD (1)	88h		108h		188h
PORTE (1)	09h	TRISE (1)	89h		109h		189h
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	18Ah
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18Bh
PIR1	0Ch	PIE1	8Ch		10Ch		18Ch
PIR2	0Dh	PIE2	8Dh		10Dh		18Dh
TMR1L	0Eh	PCON	8Eh		10Eh		18Eh
TMR1H	0Fh		8Fh		10Fh		18Fh
T1CON	10h		90h	1	110h		190h
TMR2	11h	SSPCON2	91h		111h		191h
T2CON	12h	PR2	92h		112h		192h
SSPBUF	13h	SSPADD	93h		113h		193h
SSPCON	14h	SSPSTAT	94h		114h		194h
CCPR1L	15h		95h		115h		195h
CCPR1H	16h		96h		116h		196h
CCP1CON	17h		97h		117h		197h
RCSTA	18h	TXSTA	98h		118h		198h
TXREG	19h	SPBRG	99h		119h		199h
RCREG	1Ah		9Ah		11Ah		19Ah
CCPR2L	1Bh	REFCON	9Bh		11Bh		19Bh
CCPR2H	1Ch	LVDCON	9Ch		11Ch		19Ch
CCP2CON	1Dh		9Dh		11Dh		19Dh
ADRESH	1Eh	ADRESL	9Eh		11Eh		19Eh
ADCON0	1Fh	ADCON1	9Fh		11Fh		19Fh
	20h		A0h		120h		1A0h
General Purpose Register 96 Bytes		General Purpose Register 80 Bytes	EFh	General Purpose Register 80 Bytes	6Fh		1EFh
	7Fh	accesses 70h-7Fh	F0h FFh	accesses 70h - 7Fh	70h 17Fh	accesses 70h - 7Fh	1F0h
Bank 0	<i>i</i> FII	Bank 1	EFII	Bank 2	17FII	Bank 3	1FFh

<sup>(1)</sup> Not implemented on PIC16C773.

Unimplemented data memory locations, read as '0'. Not a physical register.

#### 2.2.2 SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by the CPU and Peripheral Modules for controlling the desired operation of the device. These registers are implemented as static RAM. A list of these registers is given in Table 2-1. The special function registers can be classified into two sets; core (CPU) and peripheral. Those registers associated with the core functions are described in detail in this section. Those related to the operation of the peripheral features are described in detail in that peripheral feature section.

TABLE 2-1 PIC16C77X SPECIAL FUNCTION REGISTER SUMMARY

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)
Bank 0											
00h <sup>(4)</sup>	INDF	Addressing	this location	uses content	s of FSR to ad	dress data m	emory (not a	physical re	gister)	0000 0000	0000 0000
01h	TMR0	Timer0 mod	dule's registe	r						xxxx xxxx	uuuu uuuu
02h <sup>(4)</sup>	PCL	Program Co	ounter's (PC)	Least Signific	cant Byte					0000 0000	0000 0000
03h <sup>(4)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h <sup>(4)</sup>	FSR	Indirect data memory address pointer								xxxx xxxx	uuuu uuuu
05h	PORTA	PORTA5 <sup>(5)</sup> PORTA Data Latch when written: PORTA<4:0> pins when read							when read	0x 0000	0u 0000
06h	PORTB	PORTB Dat	ta Latch whe	n written: PO	RTB pins wher	n read				xxxx 11xx	uuuu 11uu
07h	PORTC	PORTC Dat	ta Latch whe	n written: PO	RTC pins whe	n read				xxxx xxxx	uuuu uuuu
08h <sup>(5)</sup>	PORTD	PORTD Dat	ta Latch whe	n written: PO	RTD pins whe	n read				xxxx xxxx	uuuu uuuu
09h <sup>(5)</sup>	PORTE	_	_	_	_	_	RE2	RE1	RE0	000	000
0Ah <sup>(1,4)</sup>	PCLATH	_	_	_	Write Buffer f	or the upper	5 bits of the I	Program Cou	inter	0 0000	0 0000
0Bh <sup>(4)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(3)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	LVDIF	_	_	-	BCLIF	_	-	CCP2IF	0 00	0 00
0Eh	TMR1L	Holding reg	ister for the L	east Significa	ant Byte of the	16-bit TMR1	register			xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding reg	ister for the N	Most Significa	nt Byte of the	16-bit TMR1	register			xxxx xxxx	uuuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 mod	dule's registe	r						0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchronou	ıs Serial Port	Receive Buf	fer/Transmit Re	egister	•		•	xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/Co	mpare/PWM	Register1 (L	SB)					xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	mpare/PWM	Register1 (M	ISB)					xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART Trai	nsmit Data R	legister						0000 0000	0000 0000
1Ah	RCREG	USART Red	ceive Data R	egister						0000 0000	0000 0000
1Bh	CCPR2L	Capture/Co	mpare/PWM	Register2 (L	SB)					xxxx xxxx	uuuu uuuu
1Ch	CCPR2H	Capture/Co	mpare/PWM	Register2 (N	ISB)					xxxx xxxx	uuuu uuuu
1Dh	CCP2CON	_	_	CCP2X	CCP2Y	ССР2М3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
1Eh	ADRESH	A/D High By	yte Result Re	egister						xxxx xxxx	uuuu uuuu
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	CHS3	ADON	0000 0000	0000 0000

 $\label{eq:Legends} \begin{tabular}{ll} Legends & $x=$ unknown, $u=$ unchanged, $q=$ value depends on condition, $-=$ unimplemented read as '0'. \\ Shaded locations are unimplemented, read as '0'. \\ \end{tabular}$ 

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

<sup>2:</sup> Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

<sup>3:</sup> Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

These registers can be addressed from any bank.

<sup>5:</sup> These registers/bits are not implemented on the 28-pin devices read as '0'.

#### TABLE 2-1 PIC16C77X SPECIAL FUNCTION REGISTER SUMMARY (Cont.'d)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)
Bank 1											
80h <sup>(4)</sup>	INDF	Addressing	this location	uses content	s of FSR to add	dress data m	nemory (not a	physical rec	gister)	0000 0000	0000 0000
81h	OPTION_REG	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h <sup>(4)</sup>	PCL	Program Co	ounter's (PC)	Least Signifi	cant Byte					0000 0000	0000 0000
83h <sup>(4)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h <sup>(4)</sup>	FSR	Indirect data	a memory ad	dress pointer	r		•			xxxx xxxx	uuuu uuuu
85h	TRISA	_	_	bit5 <sup>(5)</sup>	PORTA Data I	Direction Re	gister			11 1111	11 11111
86h	TRISB	PORTB Dat	a Direction F	Register						1111 1111	1111 1111
87h	TRISC	PORTC Dat	a Direction F	Register						1111 1111	1111 1111
88h <sup>(5)</sup>	TRISD	PORTD Dat	a Direction F	Register						1111 1111	1111 1111
89h <sup>(5)</sup>	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Dat	a Direction E	Bits	0000 -111	0000 -111
8Ah <sup>(1,4)</sup>	PCLATH	_	_	_	Write Buffer fo	or the upper	5 bits of the I	Program Cou	inter	0 0000	0 0000
8Bh <sup>(4)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	PSPIE <sup>(3)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	LVDIE	_	_	_	BCLIE	_	_	CCP2IE	0 00	0 00
8Eh	PCON	_	_	_	_	_	_	POR	BOR	qq	uu
8Fh	_	Unimpleme	nted						L	_	_
90h	_	Unimpleme	nted							_	_
91h	SSPCON2	GCEN	AKSTAT	AKDT	AKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
92h	PR2	Timer2 Peri	od Register	I.						1111 1111	1111 1111
93h	SSPADD	Synchronou	s Serial Port	(I <sup>2</sup> C mode)	Address Regist	er				0000 0000	0000 0000
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
95h	_	Unimpleme	nted	!			,			_	_
96h	_	Unimpleme	nted							_	_
97h	_	Unimpleme	nted							_	_
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generator Re	egister						0000 0000	0000 0000
9Ah	_	Unimpleme	nted							_	_
9Bh	REFCON	VRHEN	VRLEN	VRHOEN	VRLOEN	_	_	_	_	0000	0000
9Ch	LVDCON	_	_	BGST	LVDEN	LV3	LV2	LV1	LV0	00 0101	00 0101
9Ah	_	Unimpleme	nted						li .	_	_
9Eh	ADRESL	A/D Low By	te Result Re	gister						xxxx xxxx	uuuu uuuu
9Fh	ADCON1	ADFM	VCFG2	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	0000 0000	0000 0000

x= unknown, u= unchanged, q= value depends on condition, -= unimplemented read as '0'. Legend:

Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

<sup>3:</sup> Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear. These registers can be addressed from any bank.

These registers/bits are not implemented on the 28-pin devices read as '0'.

#### TABLE 2-1 PIC16C77X SPECIAL FUNCTION REGISTER SUMMARY (Cont.'d)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets (2)
Bank 2						1				-	-
100h <sup>(4)</sup>	INDF	Addressing	this location	uses content	s of FSR to ad	dress data m	emory (not a	physical re	gister)	0000 0000	0000 0000
101h	TMR0	Timer0 mod	lule's register	r						xxxx xxxx	uuuu uuuu
102h <sup>(4)</sup>	PCL	Program Co	ounter's (PC)	Least Signific	cant Byte					0000 0000	0000 0000
103h <sup>(4)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
104h <sup>(4)</sup>	FSR	Indirect data	memory ad	dress pointer						xxxx xxxx	uuuu uuuu
105h	_	Unimpleme	nted							_	_
106h	PORTB	PORTB Dat	a Latch whe	n written: PO	RTB pins wher	n read				xxxx 11xx	uuuu 11uu
107h	_	Unimpleme	nted							_	_
108h	_	Unimpleme	nted							_	_
109h	_	Unimpleme	nted							_	_
10Ah <sup>(1,4)</sup>	PCLATH	1	1	1	Write Buffer fo	or the upper	5 bits of the F	Program Cou	unter	0 0000	0 0000
10Bh <sup>(4)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
10Ch- 10Fh	-	Unimpleme	nted							_	_
Bank 3											
180h <sup>(4)</sup>	INDF	Addressing	this location	uses content	s of FSR to ad	dress data m	emory (not a	physical re	gister)	0000 0000	0000 0000
181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
182h <sup>(4)</sup>	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte					0000 0000	0000 0000
183h <sup>(4)</sup>	STATUS	IRP	RP1	RP0	TO	PD	z	DC	С	0001 1xxx	000q quuu
184h <sup>(4)</sup>	FSR	Indirect data	memory ad	dress pointer						xxxx xxxx	uuuu uuuu
185h	_	Unimpleme	nted							_	_
186h	TRISB	PORTB Dat	a Direction F	Register						1111 1111	1111 1111
187h	_	Unimpleme	nted							_	_
188h	_	Unimpleme	nted							_	_
189h	_	Unimplemented — —						_			
18Ah <sup>(1,4)</sup>	PCLATH	_	_	_	Write Buffer fo	or the upper	5 bits of the F	Program Cou	unter	0 0000	0 0000
18Bh <sup>(4)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
18Ch- 18Fh	_	Unimplemen	nted							_	_

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented read as '0'.

Shaded locations are unimplemented, read as '0'.

Note 1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<12:8> whose contents are transferred to the upper byte of the program counter.

2: Other (non power-up) resets include external reset through MCLR and Watchdog Timer Reset.

3: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

<sup>4:</sup> These registers can be addressed from any bank.
5: These registers/bits are not implemented on the 28-pin devices read as '0'.

#### 2.2.2.1 STATUS REGISTER

The STATUS register, shown in Figure 2-3, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u u1uu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

Note 1: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction.

See the SUBLW and SUBWF instructions for examples.

#### FIGURE 2-3: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
IRP	RP1	RP0	TO	PD	Z	DC	С	R = Readable bit
bit7		•			•	•	bit0	W = Writable bit
								U = Unimplemented bit,
								read as '0' - n = Value at POR reset
bit 7:	IRP: Renie	ster Bank 9	Select hit	lused for i	ndirect addr	essina)		II = Value at i Officset
Dit 7.	1 = Bank 2			(aoca ioi ii	idireot dadi	coonig)		
	0 = Bank (							
bit 6-5:	RP1:RP0	Register I	Bank Sele	ect bits (use	ed for direct	addressin	a)	
2 0 0.	11 = Bank	•		, or 2.10 (a.o.	Ju 101 u		97	
	10 = Bank	(2 (100h -	17Fh)					
	01 = Bank	`	,					
		( 0 (00h - 7						
	Each bank	,	tes					
bit 4:	TO: Time-							
				struction,	or SLEEP in	struction		
	0 = A WD		occurred					
bit 3:	PD: Powe							
	1 = After p							
	0 = By exe		He SLEEL	instructio	11			
bit 2:	Z: Zero bit							
					peration is z peration is n			
1. St 4 .				٠.				. <del>[</del> the constant of th
bit 1:					v,sublw,s t <b>of the resu</b>			r borrow the polarity is reversed)
					of the result of the res			
bit 0:	_				LW,SUBWF		20)	
DIL U.					bit of the re			
					nt bit of the			
				•				ing the two's complement of the
			r rotate (R	RF, RLF) ir	structions,	this bit is lo	caded with	either the high or low order bit of
	the source	register.						

#### 2.2.2.2 OPTION\_REG REGISTER

The OPTION\_REG register is a readable and writable register which contains various control bits to configure the TMR0 prescaler/WDT postscaler (single assignable register known also as the prescaler), the External INT Interrupt, TMR0, and the weak pull-ups on PORTB.

Note: To achieve a 1:1 prescaler assignment for the TMR0 register, assign the prescaler to the Watchdog Timer.

#### FIGURE 2-4: OPTION\_REG REGISTER (ADDRESS 81h, 181h)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	R = Readable bit
oit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7:	<b>RBPU</b> : PC 1 = PORTI 0 = PORTI	3 pull-ups	are disal	oled	ividual port	latch value	es	
bit 6:	INTEDG: I 1 = Interru 0 = Interru	pt on risin	g edge o	f RB0/INT	•			
bit 5:	<b>TOCS</b> : TM 1 = Transit 0 = Interna	ion on RA	4/T0CKI	pin	(OUT)			
bit 4:		ent on hiç	gh-to-low	transition	on RA4/T00 on RA4/T00	•		
bit 3:	PSA: Pres 1 = Presca 0 = Presca	ler is ass	igned to t	he WDT	module			
bit 2-0:	PS2:PS0:	Prescaler	Rate Sel	ect bits				
	Bit Value	TMR0 R	ate WD	ΓRate				
	000 001 010 011 100	1:2 1:4 1:8 1:16 1:32	1:	2 4				

#### 2.2.2.3 INTCON REGISTER

The INTCON Register is a readable and writable register which contains various enable and flag bits for the TMR0 register overflow, RB Port change and External RB0/INT pin interrupts.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

#### FIGURE 2-5: INTCON REGISTER (ADDRESS 0Bh, 8Bh, 10Bh, 18Bh)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-x				
GIE bit7	PEIE T0IE INTE RBIE T0IF INTF RBIF R = Readable bit  bit0 W = Writable bit U = Unimplemented bit,										
bit 7:	GIF: Glob	al Interrup	nt Enable	hit				read as '0' - n = Value at POR reset			
Dit 7.	1 = Enabl	es all un-n les all inte	nasked in								
bit 6:		ripheral Int es all un-n les all peri	nasked pe	ripheral ir	nterrupts						
bit 5:		R0 Overflo es the TM les the TM	R0 interru	pt	bit						
bit 4:		30/INT Ext es the RB les the RB	0/INT exte	rnal interr	rupt						
bit 3:	1 = Enabl	Port Char es the RB les the RB	port char	ige interru	pt						
bit 2:			as overflo	wed (mus	st be cleare	d in softwa	re)				
bit 1:	INTF: RB0/INT External Interrupt Flag bit  1 = The RB0/INT external interrupt occurred (must be cleared in software)  0 = The RB0/INT external interrupt did not occur										
bit 0:	1 = At lea		he RB7:R	B4 pins ch	it nanged stat anged state	•	e cleared in	software)			

#### 2.2.2.4 PIE1 REGISTER

This register contains the individual enable bits for the peripheral interrupts.

**Note:** Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

#### FIGURE 2-6: PIE1 REGISTER (ADDRESS 8Ch)

			•		•				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	R = Readable bit	
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset	
	1 = Enabl	Parallel S es the PS les the PS	P read/wr	ite interrup		Enable bit			
	1 = Enabl	O Converte les the A/D les the A/I	interrupt		it				
	1 = Enabl	RCIE: USART Receive Interrupt Enable bit 1 = Enables the USART receive interrupt 0 = Disables the USART receive interrupt							
	1 = Enabl	ART Trans es the US les the US	ART trans	smit interru	ıpt				
	1 = Enabl	ynchronou es the SS les the SS	P interrup	t	ipt Enable b	oit			
	1 = Enabl	CCP1 Inte es the CC les the CC	P1 interru	ıpt					
	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit  1 = Enables the TMR2 to PR2 match interrupt  0 = Disables the TMR2 to PR2 match interrupt								
	1 = Enabl	TMR1 Ove es the TM les the TM	R1 overflo	ow interrup	ot				

Note 1: PSPIE is reserved on the 28-pin devices, always maintain this bit clear.

#### 2.2.2.5 PIR1 REGISTER

This register contains the individual flag bits for the peripheral interrupts.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

#### FIGURE 2-7: PIR1 REGISTER (ADDRESS 0Ch)

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0		
PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	R	
oit7							bit0	U	<ul><li>= Writable bit</li><li>= Unimplemented bit, read as '0'</li><li>= Value at POR reset</li></ul>
bit 7:		d or a write	e operatio	n has take	e Interrupt en place (m	0	red in soft	ware	e)
bit 6:	<b>ADIF</b> : A/D 1 = An A/D 0 = The A	D convers	ion compl	eted (mus	t be cleared	d in softwa	re)		
bit 5:	RCIF: US 1 = The U 0 = The U	SART rec	eive buffe	er is full (cl	eared by re	ading RCF	REG)		
bit 4:	1 = The U	TXIF: USART Transmit Interrupt Flag bit I = The USART transmit buffer is empty (cleared by writing to TXREG) D = The USART transmit buffer is full							
bit 3:		ansmissio	n/reception	on is comp	pt Flag bit lete (must	be cleared	in software	e)	
bit 2:	0 = No TN Compare	Mode R1 registe MR1 regist Mode R1 registe MR1 regist de	r capture er capture r compare er compa	occurred ( e occurred match oc	curred (mu		,	are)	
bit 1:	<b>TMR2IF</b> : 1 = TMR2 0 = No TM	to PR2 m	atch occi	ırred (mus	Flag bit t be cleare	d in softwa	re)		
bit 0:	<b>TMR1IF</b> : 1 = TMR1 0 = TMR1	register o	verflowed	d (must be	bit cleared in	software)			

#### 2.2.2.6 PIE2 REGISTER

This register contains the individual enable bits for the CCP2, SSP bus collision, and low voltage detect interrupts.

### FIGURE 2-8: PIE2 REGISTER (ADDRESS 8Dh)

R/W-0	U-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0	
LVDIE	_	ı	_	BCLIE	_	_	CCP2IE	R = Readable bit
bit7						·	bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7	<b>LVDIE</b> : Lo 1 = LVD Ir 0 = LVD Ir	nterrupt is	enabled	terrupt En	able bit			
bit 6-4:	Unimplen	nented: R	Read as '0	i				
bit 3:	<b>BCLIE</b> : Bot 1 = Bus C 0 = Bus C	ollision int	terrupt is	enabled	it			
bit 2-1:	Unimplen	nented: R	Read as '0	ı				
bit 0:	CCP2IE: 0 1 = Enable 0 = Disable	es the CC	P2 interru	ıpt				

#### 2227 PIR2 REGISTER

This register contains the CCP2, SSP Bus Collision, and Low-voltage detect interrupt flag bits.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an

interrupt.

#### FIGURE 2-9: PIR2 REGISTER (ADDRESS 0Dh)

R/W-0	U-0	U-0	U-0	R/W-0	U-0	U-0	R/W-0	
LVDIF	_	_	_	BCLIF	_	_	CCP2IF	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
hit 7·	I VDIF: Lo	w-voltage	Detect In	terrunt Fla	a hit			

1 = The supply voltage has fallen below the specified LVD voltage (must be cleared in software)

0 = The supply voltage is greater than the specified LVD voltage

bit 6-4: Unimplemented: Read as '0'

BCLIF: Bus Collision Interrupt Flag bit bit 3:

1 = A bus collision has occurred while the SSP module configured in I<sup>2</sup>C Master was transmitting

(must be cleared in software) 0 = No bus collision occurred

bit 2-1: Unimplemented: Read as '0' bit 0: CCP2IF: CCP2 Interrupt Flag bit

#### Capture Mode

1 = A TMR1 register capture occurred (must be cleared in software)

0 = No TMR1 register capture occurred

#### Compare Mode

1 = A TMR1 register compare match occurred (must be cleared in software)

0 = No TMR1 register compare match occurred

#### **PWM Mode**


Unused

#### 2.2.2.8 PCON REGISTER

The Power Control (PCON) register contains a flag bit to allow differentiation between a Power-on Reset (POR) to an external MCLR Reset or WDT Reset. Those devices with brown-out detection circuitry contain an additional bit to differentiate a Brown-out Reset condition from a Power-on Reset condition.

Note: BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent resets to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the Configuration word).

#### FIGURE 2-10: PCON REGISTER (ADDRESS 8Eh)



#### 2.3 PCL and PCLATH

The program counter (PC) specifies the address of the instruction to fetch for execution. The PC is 13 bits wide. The low byte is called the PCL register. This register is readable and writable. The high byte is called the PCH register. This register contains the PC<12:8> bits and is not directly readable or writable. All updates to the PCH register go through the PCLATH register.

#### 2.3.1 STACK

The stack allows a combination of up to 8 program calls and interrupts to occur. The stack contains the return address from this branch in program execution.

Midrange devices have an 8 level deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not modified when the stack is PUSHed or POPed.

After the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

#### 2.4 Program Memory Paging

PIC16C77X devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction the upper 2 bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is pushed onto the stack. Therefore, manipulation of the PCLATH<4:3> bits are not required for the return instructions (which POPs the address from the stack).

The INDF register is not a physical register. Addressing INDF actually addresses the register whose address is contained in the FSR register (FSR is a pointer). This is indirect addressing.

Reading INDF itself indirectly (FSR = 0) will produce 00h. Writing to the INDF register indirectly results in a no-operation (although STATUS bits may be affected).

A simple program to clear RAM locations 20h-2Fh using indirect addressing is shown in Example 2-1.

#### EXAMPLE 2-1: HOW TO CLEAR RAM USING INDIRECT ADDRESSING


```
movlw 0x20 ;initialize pointer movwf FSR ; to RAM

NEXT clrf INDF ;clear INDF register incf FSR ;inc pointer btfss FSR,4 ;all done? goto NEXT ;NO, clear next

CONTINUE : ;YES, continue
```

An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 2-11.

#### FIGURE 2-11: DIRECT/INDIRECT ADDRESSING



NOTES:

#### 3.0 I/O PORTS

Some pins for these I/O ports are multiplexed with an alternate function for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

Additional information on I/O ports may be found in the PICmicro $^{\text{TM}}$  Mid-Range Reference Manual, (DS33023).

#### 3.1 PORTA and the TRISA Register

PORTA is a 6-bit wide bi-directional port for the 40/44 pin devices and is 5-bits wide for the 28-pin devices. PORTA<5> is not on the 28-pin devices. The corresponding data direction register is TRISA. Setting a TRISA bit (=1) will make the corresponding PORTA pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISA bit (=0) will make the corresponding PORTA pin an output, i.e., put the contents of the output latch on the selected pin.

Reading the PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch

Pin RA4 is multiplexed with the Timer0 module clock input to become the RA4/T0CKI pin. The RA4/T0CKI pin is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers.

Other PORTA pins are multiplexed with analog inputs and analog VREF inputs and precision on-board references (VRL/VRH). The operation of each pin is selected by clearing/setting the control bits in the ADCON1 register (A/D Control Register1).


**Note:** On a Power-on Reset, these pins are configured as analog inputs and read as '0'.

The TRISA register controls the direction of the RA pins, even when they are being used as analog inputs. The user must ensure the bits in the TRISA register are maintained set when using them as analog inputs.

#### **EXAMPLE 3-1: INITIALIZING PORTA**

```
BCF
       STATUS, RPO ;
                    ; Initialize PORTA by
CLRF
       PORTA
                    ; clearing output
                    ; data latches
BSF
       STATUS, RPO ; Select Bank 1
                    ; Value used to
M.TVOM
       0xCF
                    : initialize data
                    ; direction
MOVWF TRISA
                    ; Set RA<3:0> as inputs
                    ; RA<5:4> as outputs
                    ; TRISA<7:6> are always
                    : read as '0'.
```

FIGURE 3-1: BLOCK DIAGRAM OF RA3:RA2 PINS



## FIGURE 3-2: BLOCK DIAGRAM OF RA1:RA0 AND RA5 PINS




FIGURE 3-3: BLOCK DIAGRAM OF RA4/T0CKI PIN




TABLE 3-1 PORTA FUNCTIONS

Name	Bit#	Buffer	Function
RA0/AN0	bit0	TTL	Input/output or analog input0
RA1/AN1	bit1	TTL	Input/output or analog input1
RA2/AN2/VREF-/VRL	bit2	TTL	Input/output or analog input2 or VREF- input or internal reference voltage low
RA3/AN3/VREF+/VRH	bit3	TTL	Input/output or analog input or VREF+ input or output of internal reference voltage high
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0 Output is open drain type
RA5/AN4 <sup>(1)</sup>	bit5	TTL	Input/output or analog input

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: RA5 is reserved on the 28-pin devices, maintain this bit clear.

#### TABLE 3-2 SUMMARY OF REGISTERS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
05h	PORTA <sup>(1)</sup>	_	_	RA5	RA4	RA3	RA2	RA1	RA0	0x 0000	0u 0000
85h	TRISA <sup>(1)</sup>	_	_	PORTA [	Data Direc	tion Regis	ter			11 1111	11 1111
9Fh	ADCON1	ADFM	VCFG2	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note 1: PORTA<5>, TRISA<5> are reserved on the 28-pin devices, maintain these bits clear.

#### **PORTB and the TRISB Register** 3.2

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a TRISB bit (=1) will make the corresponding PORTB pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISB bit (=0) will make the corresponding PORTB pin an output, i.e., put the contents of the output latch on the selected pin.


#### **EXAMPLE 3-1: INITIALIZING PORTB**

```
BCF
       STATUS, RPO
CLRF
       PORTB
                      Initialize PORTB by
                     ; clearing output
                     ; data latches
BSF
       STATUS. RPO
                     ; Select Bank 1
MOVLW
       0xCF
                     ; Value used to
                     ; initialize data
                     : direction
MOVWF
     TRISB
                     ; Set RB<3:0> as inputs
                     ; RB<5:4> as outputs
                     ; RB<7:6> as inputs
```

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION\_REG<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are disabled on a Power-on Reset.


The RB0 pin is multiplexed with the external interrupt (RB0/INT).

#### FIGURE 3-4: **BLOCK DIAGRAM OF RB0 PIN**




The RB1 pin is multiplexed with the SSP module slave select (RB1/SS).

**BLOCK DIAGRAM OF RB1/SS** FIGURE 3-5: PIN




The RB2 pin is multiplexed with analog channel 8 (RB2/AN8).

#### FIGURE 3-6: **BLOCK DIAGRAM OF RB2/AN8 PIN**



The RB3 pin is multiplexed with analog channel 9 and the low voltage detect input (RB3/AN9/LVDIN)

## FIGURE 3-7: BLOCK DIAGRAM OF RB3/AN9/LVDIN PIN



Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB Port Change Interrupt with flag bit RBIF (INTCON<0>).


This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

FIGURE 3-8: BLOCK DIAGRAM OF RB7:RB4 PINS



#### TABLE 3-3 PORTB FUNCTIONS

Name	Bit#	Buffer	Function
RB0/INT	bit0	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1/SS	bit1	TTL/ST <sup>(3)</sup>	Input/output pin or SSP slave select. Internal software programmable weak pull-up.
RB2/AN8	bit2	TTL	Input/output pin or analog input8. Internal software programmable weak pull-up.
RB3/AN9/LVDIN	bit3	TTL	Input/output pin or analog input9 or Low-voltage detect input. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input

- Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.
  - 2: This buffer is a Schmitt Trigger input when used in serial programming mode.
  - 3: This buffer is a Schmitt Trigger input when used as the SSP slave select.

#### TABLE 3-4 SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value or POR, BOR	1:	Value on all other resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx 11:	кx	uuuu 11uu
86h, 186h	TRISB	PORTE	Data Dire	ction Reg	gister	•				1111 11:	11	1111 1111
81h, 181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 11:	11	1111 1111
9Fh	ADCON1	ADFM	VCFG2	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	0000 000	0 0	0000 0000

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

#### 3.3 PORTC and the TRISC Register

PORTC is an 8-bit wide bi-directional port. The corresponding data direction register is TRISC. Setting a TRISC bit (=1) will make the corresponding PORTC pin an input, i.e., put the corresponding output driver in a hi-impedance mode. Clearing a TRISC bit (=0) will make the corresponding PORTC pin an output, i.e., put the contents of the output latch on the selected pin.


PORTC is multiplexed with several peripheral functions (Table 3-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modify-write instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

#### **EXAMPLE 3-1: INITIALIZING PORTC**

```
BCF
       STATUS, RPO ; Select Bank 0
CLRF
                    ; Initialize PORTC by
                    ; clearing output
                    ; data latches
                   ; Select Bank 1
BSF
       STATUS, RP0
                    ; Value used to
MOVIW
       0xCF
                    ; initialize data
                    ; direction
                    ; Set RC<3:0> as inputs
MOVWE TRISC
                    ; RC<5:4> as outputs
                    ; RC<7:6> as inputs
```

# FIGURE 3-9: PORTC BLOCK DIAGRAM (PERIPHERAL OUTPUT OVERRIDE)



- Note 1: I/O pins have diode protection to VDD and Vss.
  - 2: Port/Peripheral select signal selects between port data and peripheral output.
  - 3: Peripheral OE (output enable) is only activated if peripheral select is active.

TABLE 3-5 PORTC FUNCTIONS

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output/Timer1 clock input
RC1/T1OSI/CCP2	bit1	ST	Input/output port pin or Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).
RC5/SDO	bit5	ST	Input/output port pin or Synchronous Serial Port data output
RC6/TX/CK	bit6	ST	Input/output port pin or USART Asynchronous transmit or Synchronous clock
RC7/RX/DT	bit7	ST	Input/output port pin or USART Asynchronous receive or Synchronous data

Legend: ST = Schmitt Trigger input

#### TABLE 3-6 SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
87h	TRISC	PORTC I	Data Direct	ion Regist	er					1111 1111	1111 1111

Legend: x = unknown, u = unchanged.

#### 3.4 PORTD and TRISD Registers

This section is applicable to the 40/44-pin devices only.

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as an input or output.

PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL.

## FIGURE 3-10: PORTD BLOCK DIAGRAM (IN I/O PORT MODE)




TABLE 3-7 PORTD FUNCTIONS

Name	Bit#	Buffer Type	Function
RD0/PSP0	bit0	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit0
RD1/PSP1	bit1	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit1
RD2/PSP2	bit2	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit2
RD3/PSP3	bit3	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit3
RD4/PSP4	bit4	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit4
RD5/PSP5	bit5	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit5
RD6/PSP6	bit6	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit6
RD7/PSP7	bit7	ST/TTL <sup>(1)</sup>	Input/output port pin or parallel slave port bit7

Legend: ST = Schmitt Trigger input TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffer when in Parallel Slave Port Mode.

TABLE 3-8 SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
08h	PORTD	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx xxxx	uuuu uuuu
88h	TRISD	PORTD Data Direction Register								1111 1111	1111 1111
89h	TRISE	IBF	OBF	F IBOV PSPMODE — PORTE Data Direction Bits					0000 -111	0000 -111	

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTD.

#### 3.5 PORTE and TRISE Register

This section is applicable to the 40/44-pin devices only.

PORTE has three pins RE0/RD/AN5, RE1/WR/AN6 and RE2/CS/AN7, which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

I/O PORTE becomes control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs). Ensure ADCON1 is configured for digital I/O. In this mode the input buffers are TTL.

Figure 3-12 shows the TRISE register, which also controls the parallel slave port operation.

PORTE pins are multiplexed with analog inputs. When selected as an analog input, these pins will read as '0's.

TRISE controls the direction of the RE pins, even when they are being used as analog inputs. The user must make sure to keep the pins configured as inputs when using them as analog inputs.

**Note:** On a Power-on Reset these pins are configured as analog inputs.

FIGURE 3-11: PORTE BLOCK DIAGRAM (IN //O PORT MODE)




FIGURE 3-12: TRISE REGISTER (ADDRESS 89h)

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1					
IBF	OBF	IBOV	PSPMODE	_	bit2	bit1	bit0	R = Readable bit				
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset				
bit 7 :	IBF: Input Buffer Full Status bit  1 = A word has been received and is waiting to be read by the CPU  0 = No word has been received											
bit 6:	OBF: Output Buffer Full Status bit  1 = The output buffer still holds a previously written word  0 = The output buffer has been read											
bit 5:	IBOV: Input Buffer Overflow Detect bit (in microprocessor mode)  1 = A write occurred when a previously input word has not been read (must be cleared in software)  0 = No overflow occurred											
bit 4:	PSPMODE: Parallel Slave Port Mode Select bit  1 = Parallel slave port mode  0 = General purpose I/O mode											
bit 3:	Unimplem	ented: Re	ad as '0'									
	PORTE D	Data Dire	ction Bits									
bit 2:	Bit2: Direction Control bit for pin RE2/CS/AN7  1 = Input  0 = Output											
bit 1:	Bit1: Direction Control bit for pin RE1/WR/AN6  1 = Input  0 = Output											
bit 0:	Bit0: Direction Control bit for pin RE0/RD/AN5  1 = Input  0 = Output											
L												

TABLE 3-9 PORTE FUNCTIONS

Name	Bit#	Buffer Type	Function
RE0/RD/AN5	bit0	ST/TTL <sup>(1)</sup>	Input/output port pin or read control input in parallel slave port mode or analog input:  RD  1 = Not a read operation
			0 = Read operation. Reads PORTD register (if chip selected)
RE1/WR/AN6	bit1	ST/TTL <sup>(1)</sup>	Input/output port pin or write control input in parallel slave port mode or analog input:  WR  1 = Not a write operation  0 = Write operation. Writes PORTD register (if chip selected)
RE2/CS/AN7	bit2	ST/TTL <sup>(1)</sup>	Input/output port pin or chip select control input in parallel slave port mode or analog input:  CS  1 = Device is not selected 0 = Device is selected

Legend: ST = Schmitt Trigger input TTL = TTL input

Note 1: Input buffers are Schmitt Triggers when in I/O mode and TTL buffers when in Parallel Slave Port Mode.

TABLE 3-10 SUMMARY OF REGISTERS ASSOCIATED WITH PORTE

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
09h	PORTE	_	_	_	_	_	RE2	RE1	RE0	xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Data Direction Bits			0000 -111	0000 -111
9Fh	ADCON1	ADFM	VCFG2	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTE.

### 3.6 Parallel Slave Port

The Parallel Slave Port is implemented on the 40/44-pin devices only.

PORTD operates as an 8-bit wide Parallel Slave Port, or microprocessor port when control bit PSPMODE (TRISE<4>) is set. In slave mode it is asynchronously readable and writable by the external world through  $\overline{\text{RD}}$  control input pin RE0/ $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  control input pin RE1/ $\overline{\text{WR}}$ .

It can directly interface to an 8-bit microprocessor data bus. The external microprocessor can read or write the PORTD latch as an 8-bit latch. Setting bit PSPMODE enables port pin RE0/ $\overline{\text{ND}}$  to be the  $\overline{\text{RD}}$  input, RE1/ $\overline{\text{WR}}$  to be the  $\overline{\text{WR}}$  input and RE2/ $\overline{\text{CS}}$  to be the  $\overline{\text{CS}}$  (chip select) input. For this functionality, the corresponding data direction bits of the TRISE register (TRISE<2:0>) must be configured as inputs (set). The configuration bits, PCFG3:PCFG0 (ADCON1<3:0>) must be configured to make pins RE2:RE0 as digital I/O.

A write to the PSP occurs when both the  $\overline{CS}$  and  $\overline{WR}$  lines are first detected low. A read from the PSP occurs when both the  $\overline{CS}$  and  $\overline{RD}$  lines are first detected low.

FIGURE 3-13: PORTD AND PORTE BLOCK DIAGRAM (PARALLEL SLAVE PORT)




FIGURE 3-14: PARALLEL SLAVE PORT WRITE WAVEFORMS




FIGURE 3-15: PARALLEL SLAVE PORT READ WAVEFORMS




TABLE 3-11 REGISTERS ASSOCIATED WITH PARALLEL SLAVE PORT

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value PO BO	R,	Value other	
08h	PORTD	Port dat	ta latch w	hen writte	n: Port pins v	hen read				xxxx	xxxx	uuuu	uuuu
09h	PORTE	_	_	_	_	_	RE2	RE1	RE0		-xxx		-uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	-	PORTE I	Data Direct	tion Bits	0000	-111	0000	-111
0Ch	PIR1	PSPIF	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
9Fh	ADCON1	ADFM	VCFG2	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	0000	0000	0000	0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Parallel Slave Port.

## 4.0 TIMERO MODULE

The Timer0 module timer/counter has the following features:

- · 8-bit timer/counter
- · Readable and writable
- · Internal or external clock select
- · Edge select for external clock
- · 8-bit software programmable prescaler
- Interrupt on overflow from FFh to 00h

Figure 4-1 is a simplified block diagram of the Timer0 module.

Additional information on timer modules is available in the PICmicro™ Mid-Range Reference Manual, (DS33023).

## 4.1 Timer0 Operation

Timer0 can operate as a timer or as a counter.

Timer mode is selected by clearing bit TOCS (OPTION\_REG<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If the TMR0 register is written, the increment is inhibited for the following two instruction cycles. The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit TOCS (OPTION\_REG<5>). In counter mode, Timer0 will increment either on every rising or falling edge of pin RA4/TOCKI. The incrementing edge is determined by the Timer0 Source Edge Select bit TOSE (OPTION\_REG<4>). Clearing bit TOSE selects the rising edge. Restrictions on the external clock input are discussed in below.

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization. Additional information on external clock requirements is available in the PICmicro™ Mid-Range Reference Manual, (DS33023).

### 4.2 Prescaler

An 8-bit counter is available as a prescaler for the Timer0 module, or as a postscaler for the Watchdog Timer, respectively (Figure 4-2). For simplicity, this counter is being referred to as "prescaler" throughout this data sheet. Note that there is only one prescaler available which is mutually exclusively shared between the Timer0 module and the Watchdog Timer. Thus, a prescaler assignment for the Timer0 module means that there is no prescaler for the Watchdog Timer, and vice-versa.

The prescaler is not readable or writable.

The PSA and PS2:PS0 bits (OPTION\_REG<3:0>) determine the prescaler assignment and prescale ratio.


Clearing bit PSA will assign the prescaler to the Timer0 module. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable.

Setting bit PSA will assign the prescaler to the Watchdog Timer (WDT). When the prescaler is assigned to the WDT, prescale values of 1:1, 1:2, ..., 1:128 are selectable

When assigned to the Timer0 module, all instructions writing to the TMR0 register (e.g. CLRF 1, MOVWF 1, BSF 1, x....etc.) will clear the prescaler. When assigned to WDT, a CLRWDT instruction will clear the prescaler along with the WDT.

**Note:** Writing to TMR0 when the prescaler is assigned to Timer0 will clear the prescaler count, but will not change the prescaler assignment.

#### FIGURE 4-1: TIMERO BLOCK DIAGRAM



#### 4.2.1 SWITCHING PRESCALER ASSIGNMENT

The prescaler assignment is fully under software control, i.e., it can be changed "on the fly" during program execution.


Note:

To avoid an unintended device RESET, a specific instruction sequence (shown in the PICmicro™ Mid-Range Reference Manual, DS33023) must be executed when changing the prescaler assignment from Timer0 to the WDT. This sequence must be followed even if the WDT is disabled.

## 4.3 Timer0 Interrupt

The TMR0 interrupt is generated when the TMR0 register overflows from FFh to 00h. This overflow sets bit T0IF (INTCON<2>). The interrupt can be masked by clearing bit T0IE (INTCON<5>). Bit T0IF must be cleared in software by the Timer0 module interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot awaken the processor from SLEEP since the timer is shut off during SLEEP.

## FIGURE 4-2: BLOCK DIAGRAM OF THE TIMERO/WDT PRESCALER



### TABLE 4-1 REGISTERS ASSOCIATED WITH TIMERO

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
01h,101h	TMR0	Timer0	module's r	egister						xxxx xxxx	uuuu uuuu
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
81h,181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
85h	TRISA	_	_	PORTA	Data Di	rection R	egister			11 1111	11 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer0.

## 5.0 TIMER1 MODULE

The Timer1 module timer/counter has the following features:

- 16-bit timer/counter (Two 8-bit registers; TMR1H and TMR1L)
- · Readable and writable (Both registers)
- · Internal or external clock select
- · Interrupt on overflow from FFFFh to 0000h
- · Reset from CCP module trigger

Timer1 has a control register, shown in Figure 5-1. Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).

Figure 5-3 is a simplified block diagram of the Timer1 module.

Additional information on timer modules is available in the PICmicro $^{\text{TM}}$  Mid-Range Reference Manual, (DS33023).

## 5.1 <u>Timer1 Operation</u>

Timer1 can operate in one of these modes:

- · As a timer
- · As a synchronous counter
- · As an asynchronous counter

The operating mode is determined by the clock select bit, TMR1CS (T1CON<1>).

In timer mode, Timer1 increments every instruction cycle. In counter mode, it increments on every rising edge of the external clock input.

When the Timer1 oscillator is enabled (T10SCEN is set), the RC1/T10SI and RC0/T10S0/T1CKI pins become inputs. That is, the TRISC<1:0> value is ignored.

Timer1 also has an internal "reset input". This reset can be generated by the CCP module (Section 7.0).


## FIGURE 5-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	R = Readable bit
bit7							bit0	<ul><li>W = Writable bit</li><li>U = Unimplemented bit,</li><li>read as '0'</li><li>n = Value at POR reset</li></ul>
bit 7-6:	Unimple	mented: F	Read as '0					
bit 5-4:	11 = 1:8 10 = 1:4 01 = 1:2	1:T1CKPS Prescale v Prescale v Prescale v Prescale v	alue alue alue	Input Cloc	k Prescale	e Select bit	S	
bit 3:	1 = Oscill 0 = Oscill	ator is ena ator is shu	abled It off	Enable Co		are turned	off to elimi	inate power drain
bit 2:	T1SYNC:	: Timer1 E	xternal Cl	ock Input S	Synchroniza	ation Conti	ol bit	
				nal clock in k input	put			
	TMR1CS This bit is		Timer1 us	es the inte	rnal clock v	when TMR	1CS = 0.	
bit 1:	1 = Exter		rom pin R	ce Select b C0/T1OSC	oit 9/T1CKI (oi	n the rising	edge)	
bit 0:		l: Timer1 ( les Timer1 s Timer1						


#### 5.1.1 TIMER1 COUNTER OPERATION

In this mode, Timer1 is being incremented via an external source. Increments occur on a rising edge. After Timer1 is enabled in counter mode, the module must first have a falling edge before the counter begins to increment.

#### FIGURE 5-2: **TIMER1 INCREMENTING EDGE**



#### FIGURE 5-3: **TIMER1 BLOCK DIAGRAM**



Note 1: When the T1OSCEN bit is cleared, the inverter and feedback resistor are turned off. This eliminates power drain.

#### 5.2 Timer1 Oscillator

A crystal oscillator circuit is built in between pins T1OSI (input) and T1OSO (amplifier output). It is enabled by setting control bit T1OSCEN (T1CON<3>). The oscillator is a low power oscillator rated up to 200 kHz. It will continue to run during SLEEP. It is primarily intended for a 32 kHz crystal. Table 5-1 shows the capacitor selection for the Timer1 oscillator.

The Timer1 oscillator is identical to the LP oscillator. The user must provide a software time delay to ensure proper oscillator start-up.

TABLE 5-1 CAPACITOR SELECTION FOR THE TIMER1 OSCILLATOR

Osc Type	Freq	C1	C2
LP	32 kHz	33 pF	33 pF
	100 kHz	15 pF	15 pF
	200 kHz	15 pF	15 pF

These values are for design guidance only.

#### Crystals Tested:

32.768 kHz	Epson C-001R32.768K-A	± 20 PPM
100 kHz	Epson C-2 100.00 KC-P	± 20 PPM
200 kHz	STD XTL 200.000 kHz	$\pm$ 20 PPM

- Note 1: Higher capacitance increases the stability of oscillator but also increases the start-up time.
  - Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.

## 5.3 Timer1 Interrupt

The TMR1 Register pair (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing TMR1 interrupt enable bit TMR1IE (PIE1<0>).

## 5.4 Resetting Timer1 using a CCP Trigger Output

If the CCP module is configured in compare mode to generate a "special event trigger" (CCP1M3:CCP1M0 = 1011), this signal will reset Timer1 and start an A/D conversion (if the A/D module is enabled).

Note:	The spe	cial e	event	trigg	ers from tl	ne CC	P1
	module	will	not	set	interrupt	flag	bit
	TMR1IF	(PIR	1<0>	·).			

Timer1 must be configured for either timer or synchronized counter mode to take advantage of this feature. If Timer1 is running in asynchronous counter mode, this reset operation may not work.

In the event that a write to Timer1 coincides with a special event trigger from CCP1, the write will take precedence.

In this mode of operation, the CCPR1H:CCPR1L registers pair effectively becomes the period register for Timer1.

TABLE 5-2 REGISTERS ASSOCIATED WITH TIMER1 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
0Eh	TMR1L	Holding regi	ster for th	ne Least Signi	ficant Byte of	the 16-bit TMI	R1 register			xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding regi	olding register for the Most Significant Byte of the 16-bit TMR1 register						xxxx xxxx	uuuu uuuu	
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer1 module.

Note 1: These bits are reserved on the 28-pin devices, always maintain these bits clear.

## **PIC16C77X**

NOTES:

## 6.0 TIMER2 MODULE

The Timer2 module timer has the following features:

- 8-bit timer (TMR2 register)
- · 8-bit period register (PR2)
- · Readable and writable (Both registers)
- Software programmable prescaler (1:1, 1:4, 1:16)
- Software programmable postscaler (1:1 to 1:16)
- · Interrupt on TMR2 match of PR2
- SSP module optional use of TMR2 output to generate clock shift

Timer2 has a control register, shown in Figure 6-1. Timer2 can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Figure 6-2 is a simplified block diagram of the Timer2 module.

Additional information on timer modules is available in the PICmicro™ Mid-Range Reference Manual, (DS33023).

## 6.1 <u>Timer2 Operation</u>

Timer2 can be used as the PWM time-base for PWM mode of the CCP module.

The TMR2 register is readable and writable, and is cleared on any device reset.

The input clock (Fosc/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The match output of TMR2 goes through a 4-bit post-scaler (which gives a 1:1 to 1:16 scaling inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF, (PIR1<1>)).

The prescaler and postscaler counters are cleared when any of the following occurs:

- · a write to the TMR2 register
- · a write to the T2CON register
- any device reset (Power-on Reset, MCLR reset, Watchdog Timer reset, or Brown-out Reset)

TMR2 is not cleared when T2CON is written.

## FIGURE 6-1: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
— bit7				TOUTPS0	TMR2ON	T2CKPS1	bit0	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7:	Unimplem	ented: Rea	ad as '0'					
bit 6-3:	TOUTPS3: 0000 = 1:1 0001 = 1:2 • • 1111 = 1:1	Postscale Postscale		tput Postsc	ale Select bi	ts		
bit 2:	<b>TMR2ON</b> : 1 = Timer2 0 = Timer2	is on	bit					
bit 1-0:	T2CKPS1: 00 = Presc 01 = Presc 1x = Presc	aler is 1 aler is 4	Timer2 Clo	ock Prescale	Select bits			


## 6.2 <u>Timer2 Interrupt</u>

The Timer2 module has an 8-bit period register PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon reset.

## 6.3 Output of TMR2

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate shift clock.

### FIGURE 6-2: TIMER2 BLOCK DIAGRAM



Note 1: TMR2 register output can be software selected by the SSP Module as a baud clock.

### TABLE 6-1 REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
11h	TMR2	Timer2 mod	lule's registe	r						0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
92h	92h PR2 Timer2 Period Register									1111 1111	1111 1111

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the Timer2 module.

Note 1: These bits are reserved on the 28-pin, always maintain these bits clear.

## 7.0 CAPTURE/COMPARE/PWM (CCP) MODULE(S)

Each CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit capture register, as a 16-bit compare register or as a PWM master/slave Duty Cycle register. Table 7-1 shows the timer resources of the CCP module modes.

The operation of CCP1 is identical to that of CCP2, with the exception of the special trigger. Therefore, operation of a CCP module in the following sections is described with respect to CCP1.

Table 7-2 shows the interaction of the CCP modules.

#### **CCP1 Module**

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

#### **CCP2 Module**

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. All are readable and writable.

Additional information on the CCP module is available in the PICmicro™ Mid-Range Reference Manual, (DS33023).

TABLE 7-1 CCP MODE - TIMER RESOURCE

CCP Mode	Timer Resource
Capture Compare	Timer1 Timer1
PWM	Timer2

TABLE 7-2 INTERACTION OF TWO CCP MODULES

CCPx Mode	<b>CCPy Mode</b>	Interaction
Capture	Capture	Same TMR1 time-base.
Capture	Compare	The compare should be configured for the special event trigger, which clears TMR1.
Compare	Compare	The compare(s) should be configured for the special event trigger, which clears TMR1.
PWM	PWM	The PWMs will have the same frequency, and update rate (TMR2 interrupt).
PWM	Capture	None
PWM	Compare	None

### FIGURE 7-1: CCP1CON REGISTER (ADDRESS 17h) / CCP2CON REGISTER (ADDRESS 1Dh)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	CCPxX	CCPxY	CCPxM3	CCPxM2	CCPxM1	CCPxM0	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset

bit 7-6: Unimplemented: Read as '0'

bit 5-4: CCPxX:CCPxY: PWM Least Significant bits

Capture Mode: Unused Compare Mode: Unused

PWM Mode: These bits are the two LSbs of the PWM duty cycle. The eight MSbs are found in CCPRxL.

bit 3-0: CCPxM3:CCPxM0: CCPx Mode Select bits

0000 = Capture/Compare/PWM off (resets CCPx module)

0100 = Capture mode, every falling edge 0101 = Capture mode, every rising edge

0110 = Capture mode, every 4th rising edge

0111 = Capture mode, every 16th rising edge

1000 = Compare mode, set output on match (CCPxIF bit is set) 1001 = Compare mode, clear output on match (CCPxIF bit is set)

1010 = Compare mode, generate software interrupt on match (CCPxIF bit is set, CCPx pin is unaffected)

1011 = Compare mode, trigger special event (CCPxIF bit is set; CCP1 resets TMR1; CCP2 resets TMR1 and starts an A/D conversion (if A/D module is enabled))

11xx = PWM mode

### 7.1 Capture Mode

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1. An event is defined as:

- · every falling edge
- every rising edge
- · every 4th rising edge
- · every 16th rising edge


An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

#### 7.1.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note: If the RC2/CCP1 is configured as an output, a write to the port can cause a capture condition.

## FIGURE 7-2: CAPTURE MODE OPERATION BLOCK DIAGRAM



#### 7.1.2 TIMER1 MODE SELECTION

Timer1 must be running in timer mode or synchronized counter mode for the CCP module to use the capture feature. In asynchronous counter mode, the capture operation may not work.

#### 7.1.3 SOFTWARE INTERRUPT

When the Capture mode is changed, a false capture interrupt may be generated. The user should keep bit CCP1IE (PIE1<2>) clear to avoid false interrupts and should clear the flag bit CCP1IF following any such change in operating mode.

#### 7.1.4 CCP PRESCALER

There are four prescaler settings, specified by bits CCP1M3:CCP1M0. Whenever the CCP module is turned off, or the CCP module is not in capture mode, the prescaler counter is cleared. This means that any reset will clear the prescaler counter.

Switching from one capture prescaler to another may generate an interrupt. Also, the prescaler counter will not be cleared, therefore the first capture may be from a non-zero prescaler. Example 7-1 shows the recommended method for switching between capture prescalers. This example also clears the prescaler counter and will not generate the "false" interrupt.

## EXAMPLE 7-1: CHANGING BETWEEN CAPTURE PRESCALERS

```
CLRF CCP1CON ;Turn CCP module off

MOVLW NEW_CAPT_PS ;Load the W reg with
; the new prescaler
; mode value and CCP ON

MOVWF CCP1CON ;Load CCP1CON with this
; value
```


## 7.2 Compare Mode

In Compare mode, the 16-bit CCPR1 register value is constantly compared against the TMR1 register pair value. When a match occurs, the RC2/CCP1 pin is:

- · driven High
- · driven Low
- · remains Unchanged

The action on the pin is based on the value of control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). At the same time, interrupt flag bit CCP1IF is set.

# FIGURE 7-3: COMPARE MODE OPERATION BLOCK DIAGRAM



#### 7.2.1 CCP PIN CONFIGURATION

The user must configure the RC2/CCP1 pin as an output by clearing the TRISC<2> bit.

Note: Clearing the CCP1CON register will force the RC2/CCP1 compare output latch to the default low level. This is not the data latch.

#### 7.2.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode if the CCP module is using the compare feature. In Asynchronous Counter mode, the compare operation may not work.

#### 7.2.3 SOFTWARE INTERRUPT MODE

When generate software interrupt is chosen the CCP1 pin is not affected. Only a CCP interrupt is generated (if enabled).

#### 7.2.4 SPECIAL EVENT TRIGGER

In this mode, an internal hardware trigger is generated which may be used to initiate an action.

The special event trigger output of CCP1 resets the TMR1 register pair. This allows the CCPR1 register to effectively be a 16-bit programmable period register for Timer1

The special trigger output of CCP2 resets the TMR1 register pair, and starts an A/D conversion (if the A/D module is enabled).

Note: The special event trigger from the CCP2 module will not set interrupt flag bit TMR1IF (PIR1<0>).

### TABLE 7-3 REGISTERS ASSOCIATED WITH CAPTURE, COMPARE, AND TIMER1

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	PC	Value on: POR, BOR		Value on all other resets	
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u	
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000	
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	IE RCIE TXIE SSPIE CCP1IE TMR2IE TMR1IE 0								0000	0000	
87h	TRISC	PORTC Da	ata Dire	ction Regis	ter		•			1111	1111	1111	1111	
0Eh	TMR1L	Holding req	gister fo	or the Least	Significant	Byte of the	16-bit TMF	R1 register		xxxx	xxxx	uuuu	uuuu	
0Fh	TMR1H	Holding req	gister fo	or the Most	Significant	Byte of the	6-bit TMR	1register		xxxx	xxxx	uuuu	uuuu	
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu	
15h	CCPR1L	Capture/Co		xxxx	xxxx	uuuu	uuuu							
16h	CCPR1H	Capture/Co	Capture/Compare/PWM register1 (MSB)										uuuu	
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000	

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by Capture and Timer1.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin, always maintain these bits clear.

#### 7.3 PWM Mode


In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note: Clearing the CCP1CON register will force the CCP1 PWM output latch to the default low level. This is not the PORTC I/O data latch

Figure 7-4 shows a simplified block diagram of the CCP module in PWM mode.


For a step by step procedure on how to set up the CCP module for PWM operation, see Section 7.3.3.

## FIGURE 7-4: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 7-5) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

FIGURE 7-5: PWM OUTPUT



#### 7.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- · TMR2 is cleared
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)
- The PWM duty cycle is latched from CCPR1L into CCPR1H

Note: The Timer2 postscaler (see Section 6.0) is not used in the determination of the PWM frequency. The postscaler could be used to have a servo update rate at a different frequency than the PWM output.

#### 7.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available: the CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{Fosc}{Fpwm}\right)}{\log(2)}$$
 bits

Note: If the PWM duty cycle value is longer than the PWM period the CCP1 pin will not be cleared.

For an example PWM period and duty cycle calculation, see the PICmicro™ Mid-Range Reference Manual, (DS33023).

#### 7.3.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- Set the PWM period by writing to the PR2 register.
- Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

## TABLE 7-4 EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

#### TABLE 7-5 REGISTERS ASSOCIATED WITH PWM AND TIMER2

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value PO BC	R,	all o	e on other sets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
87h	TRISC	PORTC Da	ata Directio	n Register						1111	1111	1111	1111
11h	TMR2	Timer2 mod	dule's registe	er						0000	0000	0000	0000
92h	PR2	Timer2 mod	dule's period	d register						1111	1111	1111	1111
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
15h	CCPR1L	Capture/Co	mpare/PWI		xxxx	xxxx	uuuu	uuuu					
16h	CCPR1H	Capture/Co		xxxx	xxxx	uuuu	uuuu						
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PWM and Timer2.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin, always maintain these bits clear.

## **PIC16C77X**

NOTES:

## 8.0 MASTER SYNCHRONOUS SERIAL PORT (MSSP) MODULE

The Master Synchronous Serial Port (MSSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The MSSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C<sup>™</sup>)

## FIGURE 8-1: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS: 94h)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0	
SMP	CKE	D/A	Р	S	R/W	UA	BF	R
bit7	,		•		•		bit0	W

R =Readable bit W =Writable bit

U =Unimplemented bit, read as '0'
- n =Value at POR reset

bit 7: SMP: Sample bit

SPI Master Mode

1 = Input data sampled at end of data output time

0 = Input data sampled at middle of data output time

SPI Slave Mode

SMP must be cleared when SPI is used in slave mode

In I<sup>2</sup>C master or slave mode:

1= Slew rate control disabled for standard speed mode (100 kHz and 1 MHz)

0= Slew rate control enabled for high speed mode (400 kHz)

bit 6: CKE: SPI Clock Edge Select (Figure 8-6, Figure 8-8, and Figure 8-9)

CKP = 0

1 = Data transmitted on rising edge of SCK

0 = Data transmitted on falling edge of SCK

CKP = 1

1 = Data transmitted on falling edge of SCK

0 = Data transmitted on rising edge of SCK

bit 5: **D/A**: Data/Address bit (I<sup>2</sup>C mode only)

1 = Indicates that the last byte received or transmitted was data

0 = Indicates that the last byte received or transmitted was address

bit 4: P: Stop bit

(I2C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared)

1 = Indicates that a stop bit has been detected last (this bit is '0' on RESET)

0 = Stop bit was not detected last

hit 3: S: Start hit

(I<sup>2</sup>C mode only. This bit is cleared when the MSSP module is disabled, SSPEN is cleared)

1 = Indicates that a start bit has been detected last (this bit is '0' on RESET)

0 = Start bit was not detected last

bit 2: **R/W**: Read/Write bit information (I<sup>2</sup>C mode only)

This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next start bit, stop bit, or not  $\overline{ACK}$  bit.

In I<sup>2</sup>C slave mode:

1 = Read

0 = Write

In I<sup>2</sup>C master mode:

1 = Transmit is in progress

0 = Transmit is not in progress.

Oring this bit with SEN, RSEN, PEN, RCEN, or AKEN will indicate if the MSSP is in IDLE mode

bit 1: **UA**: Update Address (10-bit I<sup>2</sup>C mode only)

1 = Indicates that the user needs to update the address in the SSPADD register

0 = Address does not need to be updated

bit 0: BF: Buffer Full Status bit

Receive (SPI and I<sup>2</sup>C modes)

1 = Receive complete, SSPBUF is full

0 = Receive not complete, SSPBUF is empty

Transmit (I<sup>2</sup>C mode only)

1 = Data Transmit in progress (does not include the ACK and stop bits), SSPBUF is full

0 = Data Transmit complete (does not include the ACK and stop bits), SSPBUF is empty

## FIGURE 8-2: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)

R/W-0								
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	R = Readable bit
bit7							bit0	W = Writable bit
								- n = Value at POR reset

bit 7: WCOL: Write Collision Detect bit

Master Mode:

1 = A write to the SSPBUF register was attempted while the I<sup>2</sup>C conditions were not valid for a transmission to be started

0 = No collision Slave Mode:

 $1 = The \ SSPBUF \ register \ is \ written \ while \ it \ is \ still \ transmitting \ the \ previous \ word$ 

(must be cleared in software)

0 = No collision

bit 6: SSPOV: Receive Overflow Indicator bit

In SPI mode

1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in slave mode. In slave mode, the user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In master mode, the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register. (Must be cleared in software).

0 = No overflow

In I<sup>2</sup>C mode

1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in transmit mode. (Must be cleared in software).

0 = No overflow

bit 5: SSPEN: Synchronous Serial Port Enable bit

In both modes, when enabled, these pins must be properly configured as input or output.

- 1 = Enables serial port and configures SCK, SDO, SDI, and  $\overline{SS}$  as the source of the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins In  $I^2$ C mode
- 1 = Enables the serial port and configures the SDA and SCL pins as the source of the serial port pins
- 0 = Disables serial port and configures these pins as I/O port pins
- bit 4: CKP: Clock Polarity Select bit

In SPI mode

1 = Idle state for clock is a high level

0 = Idle state for clock is a low level

In I<sup>2</sup>C slave mode

SCK release control

1 = Enable clock

0 = Holds clock low (clock stretch) (Used to ensure data setup time)

In I<sup>2</sup>C master mode

Unused in this mode

bit 3-0: SSPM3:SSPM0: Synchronous Serial Port Mode Select bits

0000 = SPI master mode, clock = Fosc/4

0001 = SPI master mode, clock = FOSC/16

0010 = SPI master mode, clock = Fosc/64

0011 = SPI master mode, clock = TMR2 output/2

0100 = SPI slave mode, clock = SCK pin. SS pin control enabled.

0101 = SPI slave mode, clock = SCK pin. SS pin control disabled. SS can be used as I/O pin

 $0110 = I^2C$  slave mode, 7-bit address

 $0111 = I^2C$  slave mode, 10-bit address

 $1000 = I^2C$  master mode, clock = Fosc / (4 \* (SSPADD+1))

1xx1 = Reserved

1x1x = Reserved

## FIGURE 8-3: SSPCON2: SYNC SERIAL PORT CONTROL REGISTER2 (ADDRESS 91h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
GCEN	AKSTAT	AKDT	AKEN	RCEN	PEN	RSEN	SEN	R =Readable bit
bit7		•				,	bit0	W =Writable bit
								U =Unimplemented bit,
								Read as '0'
								- n =Value at POR reset

- bit 7: GCEN: General Call Enable bit (In I<sup>2</sup>C slave mode only)
  - 1 = Enable interrupt when a general call address (0000h) is received in the SSPSR.
  - 0 = General call address disabled.
- bit 6: **AKSTAT**: Acknowledge Status bit (In I<sup>2</sup>C master mode only)

In master transmit mode:

- 1 = Acknowledge was not received from slave
- 0 = Acknowledge was received from slave
- bit 5: **AKDT**: Acknowledge Data bit (In I<sup>2</sup>C master mode only)

In master receive mode:

Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive.

- 1 = Not Acknowledge
- 0 = Acknowledge
- bit 4: **AKEN**: Acknowledge Sequence Enable bit (In I<sup>2</sup>C master mode only).

In master receive mode:

- 1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit AKDT data bit. Automatically cleared by hardware.
- 0 = Acknowledge sequence idle
- bit 3: RCEN: Receive Enable bit (In I<sup>2</sup>C master mode only).
  - 1 = Enables Receive mode for  $I^2C$
  - 0 = Receive idle
- bit 2: **PEN**: Stop Condition Enable bit (In I<sup>2</sup>C master mode only).

SCK release control

- 1 = Initiate Stop condition on SDA and SCL pins. Automatically cleared by hardware.
- 0 = Stop condition idle
- bit 1: **RSEN**: Repeated Start Condition Enabled bit (In I<sup>2</sup>C master mode only)
  - 1 = Initiate Repeated Start condition on SDA and SCL pins. Automatically cleared by hardware.
  - 0 = Repeated Start condition idle.
- bit 0: **SEN**: Start Condition Enabled bit (In I<sup>2</sup>C master mode only)
  - 1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware.
  - 0 = Start condition idle.
  - **Note:** For bits AKEN, RCEN, PEN, RSEN, SEN: If the I<sup>2</sup>C module is not in the idle mode, this bit may not be set (no spooling), and the SSPBUF may not be written (or writes to the SSPBUF are disabled).

#### 8.1 SPI Mode

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO)
- · Serial Data In (SDI)
- · Serial Clock (SCK)

Additionally, a fourth pin may be used when in a slave mode of operation:

Slave Select (SS)


#### 8.1.1 OPERATION

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits (SSPCON<5:0> and SSPSTAT<7:6>). These control bits allow the following to be specified:

- · Master Mode (SCK is the clock output)
- · Slave Mode (SCK is the clock input)
- · Clock Polarity (Idle state of SCK)
- Data input sample phase (middle or end of data output time)
- Clock edge (output data on rising/falling edge of SCK)
- · Clock Rate (Master mode only)
- · Slave Select Mode (Slave mode only)

Figure 8-4 shows the block diagram of the MSSP module when in SPI mode.

FIGURE 8-4: MSSP BLOCK DIAGRAM (SPI MODE)



The MSSP consists of a transmit/receive Shift Register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device. MSb first. The SSPBUF holds the data that was written to the SSPSR. until the received data is ready. Once the 8-bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit BF (SSPSTAT<0>) and the interrupt flag bit SSPIF (PIR1<3>) are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit WCOL (SSPCON<7>) will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSP-BUF register completed successfully.

When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit, BF (SSPSTAT<0>), indicates when the SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, bit BF is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally the MSSP Interrupt is used to

determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 8-1 shows the loading of the SSPBUF (SSPSR) for data transmission.

## EXAMPLE 8-1: LOADING THE SSPBUF (SSPSR) REGISTER

,
;Specify Bank 1
;Has data been
;received
;(transmit
;complete)?
; No
;Specify Bank 0
;W reg = contents
;of SSPBUF
;Save in user RAM
;W reg = contents
; of TXDATA
;New data to xmit

The SSPSR is not directly readable or writable, and can only be accessed by addressing the SSPBUF register. Additionally, the MSSP status register (SSPSTAT) indicates the various status conditions.

#### 8.1.2 ENABLING SPI I/O

To enable the serial port, MSSP Enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON registers, and then set bit SSPEN. This configures the

SDI, SDO, SCK, and  $\overline{SS}$  pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- · SDI is automatically controlled by the SPI module
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- · SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set


Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value.

#### 8.1.3 TYPICAL CONNECTION

Figure 8-5 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- · Master sends data Slave sends data
- Master sends dummy data Slave sends data

FIGURE 8-5: SPI MASTER/SLAVE CONNECTION



#### 8.1.4 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 8-5) is to broadcast data by the software protocol.

In master mode the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI module is only going to receive, the SDO output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor".

The clock polarity is selected by appropriately programming bit CKP (SSPCON<4>). This then would give waveforms for SPI communication as shown in


Figure 8-6, Figure 8-8, and Figure 8-9 where the MSb is transmitted first. In master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- · Timer2 output/2

This allows a maximum bit clock frequency (at 20 MHz) of  $8.25 \, \text{MHz}$ .

Figure 8-6 shows the waveforms for Master mode. When CKE = 1, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown

FIGURE 8-6: SPI MODE WAVEFORM (MASTER MODE)



#### 8.1.5 SLAVE MODE

In slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched the interrupt flag bit SSPIF (PIR1<3>) is set

While in slave mode the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in sleep mode, the slave can transmit/receive data. When a byte is received the device will wake-up from sleep.

#### 8.1.6 SLAVE SELECT SYNCHRONIZATION

The  $\overline{SS}$  pin allows a synchronous slave mode. The SPI must be in slave mode with  $\overline{SS}$  pin control enabled (SSPCON<3:0> = 0100). The pin must not be driven low for the  $\overline{SS}$  pin to function as an input. TRISA<5> must be set. When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven. When the  $\overline{SS}$  pin goes high, the

SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/pull-down resistors may be desirable, depending on the application.


Note: When the SPI module is in Slave Mode with  $\overline{SS}$  pin control enabled, (SSP-CON<3:0> = 0100) the SPI module will reset if the  $\overline{SS}$  pin is set to VDD.

**Note:** If the SPI is used in Slave Mode with CKE = '1', then  $\overline{SS}$  pin control must be enabled.


When the SPI module resets, the bit counter is forced to 0. This can be done by either forcing the  $\overline{SS}$  pin to a high level or clearing the SSPEN bit.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.


FIGURE 8-7: SLAVE SYNCHRONIZATION WAVEFORM







## FIGURE 8-9: SPI SLAVE MODE WAVEFORM (CKE = 1)



#### 8.1.7 SLEEP OPERATION

In master mode all module clocks are halted, and the transmission/reception will remain in that state until the device wakes from sleep. After the device returns to normal mode, the module will continue to transmit/ receive data

In slave mode, the SPI transmit/receive shift register operates asynchronously to the device. This allows the device to be placed in sleep mode, and data to be shifted into the SPI transmit/receive shift register. When all 8-bits have been received, the MSSP interrupt flag bit will be set and if enabled will wake the device from sleep.

#### 8.1.8 EFFECTS OF A RESET

A reset disables the MSSP module and terminates the current transfer.

TABLE 8-1 REGISTERS ASSOCIATED WITH SPI OPERATION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR, BOR	MCLR, WDT
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
13h	SSPBUF	Synchronou	ıs Serial Po	rt Receive	Buffer/Tr	ansmit Reg	ister			xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the SSP in SPI mode. These bits are reserved on the 28-pin devices, always maintain these bits clear. Legend:

## 8.2 MSSP I<sup>2</sup>C Operation

The MSSP module in I<sup>2</sup>C mode fully implements all master and slave functions (including general call support) and provides interrupts on start and stop bits in hardware to determine a free bus (multi-master function). The MSSP module implements the standard mode specifications as well as 7-bit and 10-bit addressing.

Refer to Application Note AN578, "Use of the SSP Module in the I<sup>2</sup>C Multi-Master Environment."

A "glitch" filter is on the SCL and SDA pins when the pin is an input. This filter operates in both the 100 kHz and 400 kHz modes. In the 100 kHz mode, when these pins are an output, there is a slew rate control of the pin that is independant of device frequency.

FIGURE 8-10: I<sup>2</sup>C SLAVE MODE BLOCK DIAGRAM





FIGURE 8-11: I<sup>2</sup>C MASTER MODE BLOCK DIAGRAM



Two pins are used for data transfer. These are the SCL pin, which is the clock, and the SDA pin, which is the data. The SDA and SCL pins that are automatically configured when the I<sup>2</sup>C mode is enabled. The SSP module functions are enabled by setting SSP Enable bit SSPEN (SSPCON<5>).

The MSSP module has six registers for  $I^2C$  operation. They are the:

- SSP Control Register (SSPCON)
- SSP Control Register2 (SSPCON2)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I<sup>2</sup>C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I<sup>2</sup>C modes to be selected:

- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- I<sup>2</sup>C Master mode, clock = OSC/4 (SSPADD +1)

Before selecting any  $I^2C$  mode, the SCL and SDA pins must be programmed to inputs by setting the appropriate TRIS bits. Selecting an  $I^2C$  mode, by setting the SSPEN bit, enables the SCL and SDA pins to be used as the clock and data lines in  $I^2C$  mode.

## PIC16C77X

The SSPSTAT register gives the status of the data transfer. This information includes detection of a START (S) or STOP (P) bit, specifies if the received byte was data or address if the next byte is the completion of 10-bit address, and if this will be a read or write data transfer.

SSPBUF is the register to which the transfer data is written to or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and bit SSPOV (SSPCON<6>) is set and the byte in the SSPSR is lost.

The SSPADD register holds the slave address. In 10-bit mode, the user needs to write the high byte of the address (1111 0 A9 A8 0). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

#### 8.2.1 SLAVE MODE

In slave mode, the SCL and SDA pins must be configured as inputs. The MSSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge (ACK) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the MSSP module not to give this  $\overline{ACK}$  pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

If the BF bit is set, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF and SSPOV are set. Table 8-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low time for proper operation. The high and low times of the I<sup>2</sup>C specification as well as the requirement of the MSSP module is shown in timing parameter #100 and parameter #101 of the Electrical Specifications.

#### 8.2.1.1 ADDRESSING

Once the MSSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register on the falling edge of the 8th SCL pulse.
- The buffer full bit, BF is set on the falling edge of the 8th SCL pulse.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) - on the falling edge of the 9th SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for a 10-bit address is as follows, with steps 7- 9 for slave-transmitter:

- Receive first (high) byte of Address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- Update the SSPADD register with the first (high) byte of Address. This will clear bit UA and release the SCL line.
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive Repeated Start condition.
- Receive first (high) byte of Address (bits SSPIF and BF are set).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

Note: Following the Repeated Start condition (step 7) in 10-bit mode, the user only needs to match the first 7-bit address. The user does not update the SSPADD for the second half of the address.

#### 8.2.1.2 SLAVE RECEPTION

When the  $R/\overline{W}$  bit of the address byte is clear and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no acknowledge (ACK) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON<6>) is set.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the received byte.

Note: The SSPBUF will be loaded if the SSPOV bit is set and the BF flag is cleared. If a read of the SSPBUF was performed, but the user did not clear the state of the

the user did not clear the state of the SSPOV bit before the next receive occured. The ACK is not sent and the SSPBUF is updated.

### TABLE 8-2 DATA TRANSFER RECEIVED BYTE ACTIONS

Status Bits as Data Transfer is Received		SSPSR → SSPBUF	Generate ACK	Set bit SSPIF (SSP Interrupt occurs if enabled)
		33F3N → 33FBUF	Fuise	ii eliableu)
0	0	Yes	Yes	Yes
1	0	No	No	Yes
1	1	No	No	Yes
0	1	Yes	No	Yes

Note 1: Shaded cells show the conditions where the user software did not properly clear the overflow condition.


#### 8.2.1.3 SLAVE TRANSMISSION

When the R/W bit of the incoming address byte is set and an address match occurs, the R/W bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The ACK pulse will be sent on the ninth bit, and the SCL pin is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then the SCL pin should be enabled by setting bit CKP (SSP-CON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 8-13).

An SSP interrupt is generated for each data transfer byte. The SSPIF flag bit must be cleared in software, and the SSPSTAT register is used to determine the status of the byte transfer. The SSPIF flag bit is set on the falling edge of the ninth clock pulse.


As a slave-transmitter, the  $\overline{ACK}$  pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not  $\overline{ACK}$ ), then the data transfer is complete. When the not  $\overline{ACK}$  is latched by the slave, the slave logic is reset and the slave then monitors for another occurrence of the START bit. If the SDA line was low  $(\overline{ACK})$ , the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then the SCL pin should be enabled by setting the CKP bit.


## FIGURE 8-12: I<sup>2</sup>C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)




## PIC16C77X

## FIGURE 8-13: I<sup>2</sup>C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)







## 8.2.2 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I<sup>2</sup>C bus is such that the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the  $I^2C$  protocol. It consists of all 0's with  $P/\overline{W} = 0$ 


The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> is set). Following a start-bit detect, 8-bits are shifted into SSPSR and the address is compared against SSPADD, and is also compared to the general call address, fixed in hardware.

If the general call address matches, the SSPSR is transfered to the SSPBUF, the BF flag is set (eighth bit), and on the falling edge of the ninth bit (ACK bit) the SSPIF flag is set.

When the interrupt is serviced. The source for the interrupt can be checked by reading the contents of the SSPBUF to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when GCEN is set while the slave is configured in 10-bit address mode, then the second half of the address is not necessary, the UA bit will not be set, and the slave will begin receiving data after the acknowledge (Figure 8-16).

FIGURE 8-16: SLAVE MODE GENERAL CALL ADDRESS SEQUENCE (7 OR 10-BIT MODE)



## PIC16C77X

#### SLEEP OPERATION 8.2.3

While in sleep mode, the I<sup>2</sup>C module can receive addresses or data, and when an address match or complete byte transfer occurs wake the processor from sleep (if the SSP interrupt is enabled).

#### EFFECTS OF A RESET 8.2.4

A reset diables the SSP module and terminates the current transfer.

#### REGISTERS ASSOCIATED WITH I2C OPERATION **TABLE 8-3**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	POR, BOR	MCLR, WDT
0Bh, 8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
0Dh	PIR2	LVDIF	_	_	_	BCLIF	_	_	CCP2IF	0 00	0 00
8Dh	PIE2	LVDIE	_	_	_	BCLIE	_	_	CCP2IE	0 00	0 00
13h	SSPBUF	Synchronou	ıs Serial Po	rt Receive	Buffer/Tra	ansmit Reg	ister			xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
91h	SSPCON2	GCEN	AKSTAT	AKDT	AKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the SSP in I<sup>2</sup>C mode.

These bits are reserved on the 28-pin devices, always maintain these bits clear. These bits are reserved on these devices, always maintain these bits clear. Note 1:

#### 8.2.5 MASTER MODE


Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a reset or when the MSSP module is disabled. Control of the  $\rm I^2C$  bus may be taken when the P bit is set, or the bus is idle with both the S and P bits clear.

In master mode, the SCL and SDA lines are manipulated by the MSSP hardware.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- START condition
- STOP condition
- · Data transfer byte transmitted/received
- · Acknowledge transmit
- · Repeated Start

FIGURE 8-17: SSP BLOCK DIAGRAM (I<sup>2</sup>C MASTER MODE)



#### 8.2.6 MULTI-MASTER OPERATION

In multi-master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a reset or when the MSSP module is disabled. Control of the  $\rm I^2C$  bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is idle with both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored, for abitration, to see if the signal level is the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- · Address Transfer
- Data Transfer
- · A Start Condition
- · A Repeated Start Condition
- · An Acknowledge Condition

#### 8.2.7 I<sup>2</sup>C MASTER OPERATION SUPPORT

Master Mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON and by setting the SSPEN bit. Once master mode is enabled, the user has six options.

- Assert a start condition on SDA and SCL.
- Assert a Repeated Start condition on SDA and SCL.
- Write to the SSPBUF register initiating transmission of data/address.
- Generate a stop condition on SDA and SCL.
- Configure the I2C port to receive data.
- Generate an Acknowledge condition at the end of a received byte of data.

Note: The MSSP Module, when configured in I<sup>2</sup>C Master Mode, does not allow queueing of events. For instance: The user is not allowed to initiate a start condition, and immediately write the SSPBUF register to initiate transmission before the START condition is complete. In this case the SSPBUF will not be written to, and the WCOL bit will be set, indicating that a write

to the SSPBUF did not occur.

### 8.2.7.4 I<sup>2</sup>C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a Repeated Start condition. Since the Repeated Start condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.

In Master Transmitter mode, serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the Read/Write ( $R\overline{W}$ ) bit. In this case, the  $R\overline{W}$  bit will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In Master receive mode the first byte transmitted contains the slave address of the transmitting device (7 bits) and the  $R/\overline{W}$  bit. In this case the  $R/\overline{W}$  bit will be logic '1'. Thus the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.

The baud rate generator used for SPI mode operation is now used to set the SCL clock frequency for either 100 kHz, 400 kHz, or 1 MHz I<sup>2</sup>C operation. The baud rate generator reload value is contained in the lower 7 bits of the SSPADD register. The baud rate generator will automatically begin counting on a write to the SSPBUF. Once the given operation is complete (i.e. transmission of the last data bit is followed by ACK), the internal clock will automatically stop counting and the SCL pin will remain in its last state

A typical transmit sequence would go as follows:

- The user generates a Start Condition by setting the START enable bit (SEN) in SSPCON2.
- SSPIF is set. The module will wait the required start time before any other operation takes place.
- The user loads the SSPBUF with address to transmit.
- Address is shifted out the SDA pin until all 8 bits are transmitted.
- The MSSP Module shifts in the ACK bit from the slave device, and writes its value into the SSPCON2 register (SSPCON2<6>).
- f) The module generates an interrupt at the end of the ninth clock cycle by setting SSPIF.
- The user loads the SSPBUF with eight bits of data.
- DATA is shifted out the SDA pin until all 8 bits are transmitted.

- The MSSP Module shifts in the ACK bit from the slave device, and writes its value into the SSPCON2 register (SSPCON2<6>).
- j) The MSSP module generates an interrupt at the end of the ninth clock cycle by setting the SSPIF bit.
- k) The user generates a STOP condition by setting the STOP enable bit PEN in SSPCON2.
- Interrupt is generated once the STOP condition is complete.

### 8.2.8 BAUD RATE GENERATOR

In I<sup>2</sup>C master mode, the reload value for the BRG is located in the lower 7 bits of the SSPADD register (Figure 8-18). When the BRG is loaded with this value, the BRG counts down to 0 and stops until another reload has taken place. The BRG count is decremented twice per instruction cycle (TCY) on the Q2 and Q4 clock.

In I<sup>2</sup>C master mode, the BRG is reloaded automatically. If Clock Arbitration is taking place for instance, the BRG will be reloaded when the SCL pin is sampled high (Figure 8-19).

# FIGURE 8-18: BAUD RATE GENERATOR BLOCK DIAGRAM





FIGURE 8-19: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION



# 8.2.9 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a START condition, the user sets the start condition enable bit, SEN (SSPCON2<0>). If the SDA and SCL pins are sampled high, the baud rate generator is re-loaded with the contents of SSPADD<6:0>. and starts its count. If SCL and SDA are both sampled high when the baud rate generator times out (T<sub>BBG</sub>), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the START condition, and causes the S bit (SSPSTAT<3>) to be set. Following this, the baud rate generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the baud rate generator times out (TBRG), the SEN bit (SSPCON2<0>) will be automatically cleared by hardware, the baud rate generator is suspended leaving the SDA line held low, and the START condition is complete.

Note:


If at the beginning of START condition the SDA and SCL pins are already sampled low, or if during the START condition the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag (BCLIF) is set, the START condition is aborted, and the I<sup>2</sup>C module is reset into its IDLE state.

### 8.2.9.5 WCOL STATUS FLAG

If the user writes the SSPBUF when an START sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur)

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the START condition is complete.

### FIGURE 8-20: FIRST START BIT TIMING






FIGURE 8-21: START CONDITION FLOWCHART

# 8.2.10 I<sup>2</sup>C MASTER MODE REPEATED START CONDITION TIMING

A Repeated Start condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the I<sup>2</sup>C module is in the idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the baud rate generator is loaded with the contents of SSPADD<6:0>, and begins counting. The SDA pin is released (brought high) for one baud rate generator count (T<sub>BRG</sub>). When the baud rate generator times out, if SDA is sampled high, the SCL pin will be de-asserted (brought high). When SCL is sampled high the baud rate generator is re-loaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one T<sub>BRG</sub>. This action is then followed by assertion of the SDA pin (SDA is low) for one TBRG while SCL is high. Following this, the RSEN bit in the SSPCON2 register will be automatically cleared, and the baud rate generator is not reloaded, leaving the SDA pin held low. As soon as a start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the baud rate generator has timed-out.

Note 1: If RSEN is programmed while any other event is in progress, it will not take effect.

**Note 2:** A bus collision during the Repeated Start condition occurs if:

- SDA is sampled low when SCL goes from low to high.
- SCL goes low before SDA is asserted low. This
  may indicate that another master is attempting
  to transmit a data "1".


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).


#### 8.2.10.6 WCOL STATUS FLAG

If the user writes the SSPBUF when a Repeated Start sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the Repeated Start condition is complete.

### FIGURE 8-22: REPEAT START CONDITION WAVEFORM








FIGURE 8-24: REPEATED START CONDITION FLOWCHART (PAGE 2)

### 8.2.11 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or either half of a 10-bit address is accomplished by simply writing a value to SSPBUF register. This action will set the buffer full flag (BF) and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time spec). SCL is held low for one baud rate generator roll over count (T<sub>BRG</sub>). Data should be valid before SCL is released high (see Data setup time spec). When the SCL pin is released high, it is held that way for T<sub>BRG</sub>, the data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA allowing the slave device being addressed to respond with an ACK bit during the ninth bit time, if an address match occurs or if data was received properly. The status of ACK is read into the AKDT on the falling edge of the ninth clock. If the master receives an acknowledge, the acknowledge status bit (AKSTAT) is cleared. If not, the bit is set. After the ninth clock the SSPIF is set, and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF leaving SCL low and SDA unchanged (Figure 8-26).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL until all seven address bits and the R/W bit are completed. On the falling edge of the eighth clock the master will de-assert the SDA pin allowing the slave to respond with an acknowledge. On the falling edge of the ninth clock the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is loaded into the AKSTAT status bit (SSPCON2<6>). Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared, and the baud rate generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

#### 8.2.11.7 BF STATUS FLAG

In transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.


#### 8.2.11.8 WCOL STATUS FLAG


If the user writes the SSPBUF when a transmit is already in progress (i.e. SSPSR is still shifting out a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

WCOL must be cleared in software.

### 8.2.11.9 AKSTAT STATUS FLAG

In transmit mode, the AKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an acknowledge  $(\overline{ACK}=0)$ , and is set when the slave does not acknowledge  $(\overline{ACK}=1)$ . A slave sends an acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.





### 8.2.12 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception is enabled by programming the receive enable bit, RCEN (SSPCON2<3>).

Note: The SSP Module must be in an IDLE STATE before the RCEN bit is set, or the RCEN bit will be disregarded.

The baud rate generator begins counting, and on each rollover, the state of the SCL pin changes (high to low/ low to high) and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag is set, the SSPIF is set, and the baud rate generator is suspended from counting, holding SCL low. The SSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF flag is automatically cleared. The user can then send an acknowledge bit at the end of reception, by setting the acknowledge sequence enable bit, AKEN (SSPCON2<4>).

### 8.2.12.10 BF STATUS FLAG

In receive operation, BF is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when SSPBUF is read.

### 8.2.12.11 SSPOV STATUS FLAG

In receive operation, SSPOV is set when 8 bits are received into the SSPSR, and the BF flag is already set from a previous reception.

### 8.2.12.12 WCOL STATUS FLAG

If the user writes the SSPBUF when a receive is already in progress (i.e. SSPSR is still shifting in a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).





FIGURE 8-27: MASTER RECEIVER FLOWCHART



### 8.2.13 ACKNOWLEDGE SEQUENCE TIMING


An acknowledge sequence is enabled by setting the acknowledge sequence enable bit, AKEN (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the acknowledge data bit is presented on the SDA pin. If the user wishes to generate an acknowledge, then the AKDT bit should be cleared. If not, the user should set the AKDT bit before starting an acknowledge sequence. The baud rate generator then counts for one rollover period (T<sub>BRG</sub>), and the SCL pin is de-asserted (pulled high). When the SCL pin is sampled high (clock arbitration), the baud

rate generator counts for  $T_{BRG}$ . The SCL pin is then pulled low. Following this, the AKEN bit is automatically cleared, the baud rate generator is turned off, and the SSP module then goes into IDLE mode. (Figure 8-29)

#### 8.2.13.13 WCOL STATUS FLAG

If the user writes the SSPBUF when an acknowledege sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 8-29: ACKNOWLEDGE SEQUENCE WAVEFORM



### FIGURE 8-30: ACKNOWLEDGE FLOWCHART Idle mode Set AKEN Force SCL = 0 BRG Yes rollover? No SCL = 0? Force SCL = 0, Clear AKEN, Set SSPIF SCL = 0? Reset BRG Yes Drive AKDT bit No (SSPCON2<5>) onto SDA pin, Load BRG with SSPADD<6:0>, start count. No AKDT = 1? Yes No BRG Yes SDA = 1? Force SCL = 1 Bus collision detected, Set BCLIF, Release SCL, Clear AKEN SCL = 1? (Clock Arbitration) Load BRG with SSPADD <6:0>, start count.

### 8.2.14 STOP CONDITION TIMING

A stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit PEN (SSPCON2<2>). At the end of a receive/transmit the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low . When the SDA line is sampled low, the baud rate generator is reloaded and counts down to 0. When the baud rate generator times out, the SCL pin will be brought high, and one T<sub>BRG</sub> (baud rate generator rollover count) later, the SDA pin will be de-asserted. When the SDA pin is sampled high


while SCL is high, the P bit (SSPSTAT<4>) is set. A TBRG later the PEN bit is cleared and the SSPIF bit is set (Figure 8-31).


Whenever the firmware decides to take control of the bus, it will first determine if the bus is busy by checking the S and P bits in the SSPSTAT register. If the bus is busy, then the CPU can be interrupted (notified) when a Stop bit is detected (i.e. bus is free).

### 8.2.14.14 WCOL STATUS FLAG

If the user writes the SSPBUF when a STOP sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

FIGURE 8-31: STOP CONDITION RECEIVE OR TRANSMIT MODE





### 8.2.15 CLOCK ARBITRATION

Clock arbitration occurs when the master, during any receive, transmit, or repeated start/stop condition, deasserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the baud rate generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device (Figure 8-33).


### 8.2.16 SLEEP OPERATION

While in sleep mode, the I<sup>2</sup>C module can receive addresses or data, and when an address match or complete byte transfer occurs wake the processor from sleep ( if the SSP interrupt is enabled).

### 8.2.17 EFFECTS OF A RESET

A reset disables the SSP module and terminates the current transfer.

FIGURE 8-33: CLOCK ARBITRATION TIMING IN MASTER TRANSMIT MODE



# 8.2.18 MULTI -MASTER COMMUNICATION, BUS COLLISION, AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the I<sup>2</sup>C port to its IDLE state. (Figure 8-34).

If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are de-asserted, and the SSPBUF can be written to. When the user services the bus collision interrupt service routine, and if the  $\rm l^2C$  bus is free, the user can resume communication by asserting a START condition.


If a START, Repeated Start, STOP, or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are de-asserted, and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision interrupt service routine, and if the I<sup>2</sup>C bus is free, the user can resume communication by asserting a START condition.

The Master will continue to monitor the SDA and SCL pins, and if a STOP condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when bus collision occurred.

In multi-master mode, the interrupt generation on the detection of start and stop conditions allows the determination of when the bus is free. Control of the  $I^2C$  bus can be taken when the P bit is set in the SSPSTAT register, or the bus is idle and the S and P bits are cleared.

FIGURE 8-34: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE



# 8.2.18.15 BUS COLLISION DURING A START CONDITION

During a START condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the START condition (Figure 8-35).
- SCL is sampled low before SDA is asserted low. (Figure 8-36).

During a START condition both the SDA and the SCL pins are monitored.

If:

the SDA pin is already low or the SCL pin is already low,

then:

the START condition is aborted, and the BCLIF flag is set, and the SSP module is reset to its IDLE state (Figure 8-35).

The START condition begins with the SDA and SCL pins de-asserted. When the SDA pin is sampled high, the baud rate generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low

while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the START condition.

If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 8-37). If however a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The baud rate generator is then reloaded and counts down to 0, and during this time, if the SCL pins is sampled as '0', a bus collision does not occur. At the end of the BRG count the SCL pin is asserted low.

Note: The reason that bus collision is not a factor during a START condition is that no two bus masters can assert a START condition at the exact same time. Therefore, one master will always assert SDA before the other. This condition does not cause a bus collision because the two masters must be allowed to arbitrate the first address following the START condition, and if the address is the same, arbitration must be allowed to continue into the data portion, REPEATED START, or STOP conditions.

FIGURE 8-35: BUS COLLISION DURING START CONDITION (SDA ONLY)




FIGURE 8-36: BUS COLLISION DURING START CONDITION (SCL = 0)





FIGURE 8-37: BRG RESET DUE TO SDA COLLISION DURING START CONDITION



# 8.2.18.16 BUS COLLISION DURING A REPEATED START CONDITION

During a Repeated Start condition, a bus collision occurs if:

- a) A low level is sampled on SDA when SCL goes from low level to high level.
- SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.

When the user de-asserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0>, and counts down to 0. The SCL pin is then deasserted, and when sampled high, the SDA pin is sampled. If SDA is low, a bus collision has occurred (i.e. another master is attempting to transmit a data '0'). If

however SDA is sampled high then the BRG is reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs, because no two masters can assert SDA at exactly the same time.

If, however, SCL goes from high to low before the BRG times out and SDA has not already been asserted, then a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the Repeated Start condition.

If at the end of the BRG time out both SCL and SDA are still high, the SDA pin is driven low, the BRG is reloaded, and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the Repeated Start condition is complete (Figure 8-38).

FIGURE 8-38: BUS COLLISION DURING A REPEATED START CONDITION (CASE 1)





FIGURE 8-39: BUS COLLISION DURING REPEATED START CONDITION (CASE 2)



# 8.2.18.17 BUS COLLISION DURING A STOP CONDITION

Bus collision occurs during a STOP condition if:

- After the SDA pin has been de-asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is de-asserted, SCL is sampled low before SDA goes high.

The STOP condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allow to float. When the pin is sampled high (clock arbitration), the baud rate generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0'. If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0' (Figure 8-40).

### FIGURE 8-40: BUS COLLISION DURING A STOP CONDITION (CASE 1)





FIGURE 8-41: BUS COLLISION DURING A STOP CONDITION (CASE 2)



# 8.3 <u>Connection Considerations for I<sup>2</sup>C</u> Bus

For standard-mode  $\rm I^2C$  bus devices, the values of resistors  ${\it R_p\,R_s}$  in Figure 8-42 depends on the following parameters

- · Supply voltage
- · Bus capacitance
- Number of connected devices (input current + leakage current).


The supply voltage limits the minimum value of resistor  $R_p$  due to the specified minimum sink current of 3 mA at Vol max = 0.4V for the specified output stages. For

example, with a supply voltage of VDD =  $5V\pm10\%$  and VOL max = 0.4V at 3 mA, R<sub>p min</sub> = (5.5-0.4)/0.003 = 1.7 k $\Omega$ . VDD as a function of  $\emph{R}_p$  is shown in Figure 8-42. The desired noise margin of 0.1VDD for the low level limits the maximum value of  $\emph{R}_s$ . Series resistors are optional and used to improve ESD susceptibility.

The bus capacitance is the total capacitance of wire, connections, and pins. This capacitance limits the maximum value of  $R_p$  due to the specified rise time (Figure 8-42).

The SMP bit is the slew rate control enabled bit. This bit is in the SSPSTAT register, and controls the slew rate of the I/O pins when in I<sup>2</sup>C mode (master or slave).

FIGURE 8-42: SAMPLE DEVICE CONFIGURATION FOR I2C BUS



NOTES:

# 9.0 ADDRESSABLE UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART)

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI). The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs etc.

The USART can be configured in the following modes:

- · Asynchronous (full duplex)
- · Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

Bit SPEN (RCSTA<7>), and bits TRISC<7:6>, have to be set in order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

The USART module also has a multi-processor communication capability using 9-bit address detection.

FIGURE 9-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS 98h)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R-1	R/W-0	
CSRC bit7	TX9	TXEN	SYNC		BRGH	TRMT	TX9D bit0	R = Readable bit W = Writable bit U = Unimplemented bit,
								read as '0'
bit 7:	CSRC: Clo	ok Couron	Coloot bit					- n =Value at POR reset
DIL 7.			Select bit					
	Asynchron Don't care							
	Synchrono							
	1 = Master 0 = Slave r				illy from BR ce)	(G)		
bit 6:	<b>TX9</b> : 9-bit							
	1 = Selects 0 = Selects							
bit 5:	TXEN: Trai		ole bit					
	1 = Transm 0 = Transm							
	Note: SRE			(EN in SY	NC mode.			
bit 4:	SYNC: US							
	1 = Synchr 0 = Asynch							
bit 3:	Unimplem							
bit 0:	BRGH: Hig			nit				
Dit L.	Asynchron	•	210 001001 2					
	1 = High sp							
	0 = Low sp	eed						
	Synchrono Unused in							
bit 1:	TRMT: Train 1 = TSR er 0 = TSR fu	mpty	Register S	tatus bit				
bit 0:	<b>TX9D</b> : 9th	bit of trans	mit data. C	an be pari	ity bit.			
				p				

### FIGURE 9-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-x	
SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset

bit 7: SPEN: Serial Port Enable bit

1 = Serial port enabled (Configures RC7/RX/DT and RC6/TX/CK pins as serial port pins)

0 = Serial port disabled

bit 6: RX9: 9-bit Receive Enable bit

1 = Selects 9-bit reception

0 = Selects 8-bit reception

bit 5: SREN: Single Receive Enable bit

Asynchronous mode

Don't care

Synchronous mode - master

1 = Enables single receive

0 = Disables single receive

This bit is cleared after reception is complete.

Synchronous mode - slave

Unused in this mode

bit 4: CREN: Continuous Receive Enable bit

Asynchronous mode

1 = Enables continuous receive

0 = Disables continuous receive

Synchronous mode

1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN)

0 = Disables continuous receive

bit 3: ADDEN: Address Detect Enable bit

Asynchronous mode 9-bit (RX9 = 1)

1 = Enables address detection, enable interrupt and load of the receive buffer when RSR<8> is set

0 = Disables address detection, all bytes are received, and ninth bit can be used as parity bit

bit 2: FERR: Framing Error bit

1 = Framing error (Can be updated by reading RCREG register and receive next valid byte)

0 = No framing error

bit 1: OERR: Overrun Error bit

1 = Overrun error (Can be cleared by clearing bit CREN)

0 = No overrun error

bit 0: **RX9D**: 9th bit of received data (Can be parity bit)

### 9.1 <u>USART Baud Rate Generator (BRG)</u>

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In asynchronous mode bit BRGH (TXSTA<2>) also controls the baud rate. In synchronous mode bit BRGH is ignored. Table 9-1 shows the formula for computation of the baud rate for different USART modes which only apply in master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 9-1. From this, the error in baud rate can be determined.

Example 9-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 BRGH = 0 SYNC = 0

# EXAMPLE 9-1: CALCULATING BAUD RATE ERROR

Desired Baud rate = Fosc / (64 (X + 1)) 9600 = 16000000 / (64 (X + 1))X = |25.042| = 25

Calculated Baud Rate=16000000 / (64 (25 + 1))

= 9615

Error = (Calculated Baud Rate - Desired Baud Rate)
Desired Baud Rate

= (9615 - 9600) / 9600

= 0.16%

It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the Fosc/(16(X+1)) equation can reduce the baud rate error in some cases.

Writing a new value to the SPBRG register causes the BRG timer to be reset (or cleared). This ensures the BRG does not wait for a timer overflow before outputting the new baud rate.

#### 9.1.1 SAMPLING

The data on the RC7/RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX pin.

TABLE 9-1 BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate= Fosc/(16(X+1))
1	(Synchronous) Baud Rate = FOSC/(4(X+1))	NA

X = value in SPBRG (0 to 255)

### TABLE 9-2 REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
99h	SPBRG	Baud R	ate Ge	nerator F		0000 0000	0000 0000				

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used by the BRG.

### TABLE 9-3 BAUD RATES FOR SYNCHRONOUS MODE

BAUD	Fosc = 2	20 MHz	SPBRG	16 MHz		SPBRG	10 MHz		SPBRG	7.15909 I	MHz	SPBRG
RATE (K)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
9.6	NA	-	-	NA	-	-	9.766	+1.73	255	9.622	+0.23	185
19.2	19.53	+1.73	255	19.23	+0.16	207	19.23	+0.16	129	19.24	+0.23	92
76.8	76.92	+0.16	64	76.92	+0.16	51	75.76	-1.36	32	77.82	+1.32	22
96	96.15	+0.16	51	95.24	-0.79	41	96.15	+0.16	25	94.20	-1.88	18
300	294.1	-1.96	16	307.69	+2.56	12	312.5	+4.17	7	298.3	-0.57	5
500	500	0	9	500	0	7	500	0	4	NA	-	-
HIGH	5000	-	0	4000	-	0	2500	-	0	1789.8	-	0
LOW	19.53	-	255	15.625	-	255	9.766	-	255	6.991	-	255

	Fosc = 8	5.0688 MI	Нz	4 MHz			3.579545	MHz		1 MHz			32.768 k	Hz	
BAUD RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-	0.303	+1.14	26
1.2	NA	-	-	NA	-	-	NA	-	-	1.202	+0.16	207	1.170	-2.48	6
2.4	NA	-	-	NA	-	-	NA	-	-	2.404	+0.16	103	NA	-	-
9.6	9.6	0	131	9.615	+0.16	103	9.622	+0.23	92	9.615	+0.16	25	NA	-	-
19.2	19.2	0	65	19.231	+0.16	51	19.04	-0.83	46	19.24	+0.16	12	NA	-	-
76.8	79.2	+3.13	15	76.923	+0.16	12	74.57	-2.90	11	83.34	+8.51	2	NA	-	-
96	97.48	+1.54	12	1000	+4.17	9	99.43	+3.57	8	NA	-	-	NA	-	-
300	316.8	+5.60	3	NA	-	-	298.3	-0.57	2	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	1267	-	0	100	-	0	894.9	-	0	250	-	0	8.192	-	0
LOW	4.950	-	255	3.906	-	255	3.496	-	255	0.9766	-	255	0.032	-	255

## TABLE 9-4 BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)

BAUD	Fosc = 2	20 MHz	SPBRG	16 MHz		SPBRG	10 MHz		SPBRG	7.15909 I	MHz	SPBRG
RATE		%	value		%	value		%	value		%	value
(K)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	1.221	+1.73	255	1.202	+0.16	207	1.202	+0.16	129	1.203	+0.23	92
2.4	2.404	+0.16	129	2.404	+0.16	103	2.404	+0.16	64	2.380	-0.83	46
9.6	9.469	-1.36	32	9.615	+0.16	25	9.766	+1.73	15	9.322	-2.90	11
19.2	19.53	+1.73	15	19.23	+0.16	12	19.53	+1.73	7	18.64	-2.90	5
76.8	78.13	+1.73	3	83.33	+8.51	2	78.13	+1.73	1	NA	-	-
96	104.2	+8.51	2	NA	-	-	NA	-	-	NA	-	-
300	312.5	+4.17	0	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	312.5	-	0	250	-	0	156.3	-	0	111.9	-	0
LOW	1.221	-	255	0.977	-	255	0.6104	-	255	0.437	-	255

	Fosc = 8	5.0688 MI	Hz	4 MHz			3.57954	5 MHz		1 MHz			32.768 k	Hz	
BAUD RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	0.31	+3.13	255	0.3005	-0.17	207	0.301	+0.23	185	0.300	+0.16	51	0.256	-14.67	1
1.2	1.2	0	65	1.202	+1.67	51	1.190	-0.83	46	1.202	+0.16	12	NA	-	-
2.4	2.4	0	32	2.404	+1.67	25	2.432	+1.32	22	2.232	-6.99	6	NA	-	-
9.6	9.9	+3.13	7	NA	-	-	9.322	-2.90	5	NA	-	-	NA	-	-
19.2	19.8	+3.13	3	NA	-	-	18.64	-2.90	2	NA	-	-	NA	-	-
76.8	79.2	+3.13	0	NA	-	-	NA	-	-	NA	-	-	NA	-	-
96	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
300	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	79.2	-	0	62.500	-	0	55.93	-	0	15.63	-	0	0.512	-	0
LOW	0.3094	-	255	3.906	-	255	0.2185	-	255	0.0610	-	255	0.0020	-	255

# TABLE 9-5 BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD RATE (K)	FOSC = 2	% ERROR	SPBRG value (decimal)	16 MHz KBAUD	% ERROR	SPBRG value (decimal)	10 MHz KBAUD	% ERROR	SPBRG value (decimal)	7.16 MH KBAUD	z % ERROR	SPBRG value (decimal)
9.6	9.615	+0.16	129	9.615	+0.16	103	9.615	+0.16	64	9.520	-0.83	46
19.2	19.230	+0.16	64	19.230	+0.16	51	18.939	-1.36	32	19.454	+1.32	22
38.4	37.878	-1.36	32	38.461	+0.16	25	39.062	+1.7	15	37.286	-2.90	11
57.6	56.818	-1.36	21	58.823	+2.12	16	56.818	-1.36	10	55.930	-2.90	7
115.2	113.636	-1.36	10	111.111	-3.55	8	125	+8.51	4	111.860	-2.90	3
250	250	0	4	250	0	3	NA	-	-	NA	-	-
625	625	0	1	NA	-	-	625	0	0	NA	-	-
1250	1250	0	0	NA	-	-	NA	-	-	NA	-	-

BAUD	Fosc = 5	.068 MHz	SPBRG	4 MHz		SPBRG	3.579 MH	Ηz	SPBRG	1 MHz		SPBRG	32.768 I	кHz	SPBRG
RATE		%	value		%	value		%	value		%	value		%	value
(K)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)	KBAUD	ERROR	(decimal)
9.6	9.6	0	32	NA	-	-	9.727	+1.32	22	8.928	-6.99	6	NA	-	-
19.2	18.645	-2.94	16	1.202	+0.17	207	18.643	-2.90	11	20.833	+8.51	2	NA	-	-
38.4	39.6	+3.12	7	2.403	+0.13	103	37.286	-2.90	5	31.25	-18.61	1	NA	-	-
57.6	52.8	-8.33	5	9.615	+0.16	25	55.930	-2.90	3	62.5	+8.51	0	NA	-	-
115.2	105.6	-8.33	2	19.231	+0.16	12	111.860	-2.90	1	NA	-	-	NA	-	-
250	NA	-	-	NA	-	-	223.721	-10.51	0	NA	-	-	NA	-	-
625	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1250	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-

### 9.2 USART Asynchronous Mode

In this mode, the USART uses standard nonreturn-to-zero (NRZ) format (one start bit, eight or nine data bits and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- · Baud Rate Generator
- · Sampling Circuit
- · Asynchronous Transmitter
- · Asynchronous Receiver

### 9.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 9-3. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG register (if available). Once the TXREG register transfers the data to the TSR register


(occurs in one TcY), the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt can be enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicated the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

- **Note 1:** The TSR register is not mapped in data memory so it is not available to the user.
- Note 2: Flag bit TXIF is set when enable bit TXEN is set.


Steps to follow when setting up an Asynchronous Transmission:

- Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH. (Section 9.1)
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If interrupts are desired, then set enable bit TXIF
- If 9-bit transmission is desired, then set transmit bit TX9.
- Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Load data to the TXREG register (starts transmission).






### FIGURE 9-4: ASYNCHRONOUS TRANSMISSION



### FIGURE 9-5: ASYNCHRONOUS TRANSMISSION (BACK TO BACK)



### TABLE 9-6 REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART Tra	ansmit F	Register						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Genera	tor Regi	ster					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

### 9.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 9-6. The data is received on the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

The USART module has a special provision for multi-processor communication. When the RX9 bit is set in the RCSTA register, 9-bits are received and the ninth bit is placed in the RX9D status bit of the RSTA register. The port can be programmed such that when the stop bit is received, the serial port interrupt will only be activated if the RX9D bit = 1. This feature is enabled by setting the ADDEN bit RCSTA<3> in the RCSTA register. This feature can be used in a multi-processor system as follows:

A master processor intends to transmit a block of data to one of many slaves. It must first send out an address byte that identifies the target slave. An address byte is identified by the RX9D bit being a '1' (instead of a '0' for a data byte). If the ADDEN bit is set in the slave's RCSTA register, all data bytes will be ignored. However, if the ninth received bit is equal to a '1', indicating that the received byte is an address, the slave will be interrupted and the contents of the RSR register will be transferred into the receive buffer. This allows the slave to be interrupted only by addresses, so that the slave can examine the received byte to see if it is addressed. The addressed slave will then clear its ADDEN bit and prepare to receive data bytes from the master.

When ADDEN is set, all data bytes are ignored. Following the STOP bit, the data will not be loaded into the receive buffer, and no interrupt will occur. If another byte is shifted into the RSR register, the previous data byte will be lost.

The ADDEN bit will only take effect when the receiver is configured in 9-bit mode.

The receiver block diagram is shown in Figure 9-6.


Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

# 9.2.3 SETTING UP 9-BIT MODE WITH ADDRESS DETECT


Steps to follow when setting up an Asynchronous Reception with Address Detect Enabled:

- Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, set bit BRGH.
- Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- If interrupts are desired, then set enable bit RCIE.
- · Set bit RX9 to enable 9-bit reception.
- · Set ADDEN to enable address detect.
- Enable the reception by setting enable bit CREN.
- Flag bit RCIF will be set when reception is complete, and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register, to determine if the device is being addressed.
- If any error occurred, clear the error by clearing enable bit CREN.
- If the device has been addressed, clear the ADDEN bit to allow data bytes and address bytes to be read into the receive buffer, and interrupt the CPU.


FIGURE 9-6: USART RECEIVE BLOCK DIAGRAM



### FIGURE 9-7: ASYNCHRONOUS RECEPTION WITH ADDRESS DETECT



### FIGURE 9-8: ASYNCHRONOUS RECEPTION WITH ADDRESS BYTE FIRST



### TABLE 9-7 REGISTERS ASSOCIATED WITH ASYNCHRONOUS RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART Re	ceive F	legister						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Genera	ator Regi	ster					0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Reception.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

### 9.3 USART Synchronous Master Mode

In Synchronous Master mode, the data is transmitted in a half-duplex manner i.e. transmission and reception do not occur at the same time. When transmitting data, the reception is inhibited and vice versa. Synchronous mode is entered by setting bit SYNC (TXSTA<4>). In addition enable bit SPEN (RCSTA<7>) is set in order to configure the RC6/TX/CK and RC7/RX/DT I/O pins to CK (clock) and DT (data) lines respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting bit CSRC (TXSTA<7>).

# 9.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 9-3. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer register TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one Tcycle), the TXREG is empty and interrupt bit, TXIF (PIR1<4>) is set. The interrupt can be

enabled/disabled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit TRMT (TXSTA<1>) shows the status of the TSR register. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty. The TSR is not mapped in data memory so it is not available to the user.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 9.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Start transmission by loading data to the TXREG register.


TABLE 9-8 REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART Transmit Register								0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate Generator Register								0000 0000	0000 0000


Legend: x = unknown, - = unimplemented, read as '0'. Shaded cells are not used for Synchronous Master Transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

### FIGURE 9-9: SYNCHRONOUS TRANSMISSION



### FIGURE 9-10: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)



## 9.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>) or enable bit CREN (RCSTA<4>). Data is sampled on the RC7/RX/DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until CREN is cleared. If both bits are set then CREN takes precedence.

Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. (Section 9.1)
- Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.

- 3. Ensure bits CREN and SREN are clear.
- If interrupts are desired, then set enable bit RCIE.
- 5. If 9-bit reception is desired, then set bit RX9.
- 6. If a single reception is required, set bit SREN. For continuous reception set bit CREN.
- Interrupt flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing bit CREN.


TABLE 9-9 REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART R	eceive I	Register	•	,	,	,	,	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG Baud Rate Generator Register									0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Master Reception.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

FIGURE 9-11: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)



#### 9.4 <u>USART Synchronous Slave Mode</u>

Synchronous slave mode differs from the Master mode in the fact that the shift clock is supplied externally at the RC6/TX/CK pin (instead of being supplied internally in master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

## 9.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the synchronous master and slave modes are identical except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- If interrupts are desired, then set enable bit TXIF
- 4. If 9-bit transmission is desired, then set bit TX9.
- Enable the transmission by setting enable bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Start transmission by loading data to the TXREG register.

## 9.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the synchronous master and slave modes is identical except in the case of the SLEEP mode. Also, bit SREN is a don't care in slave mode.

If receive is enabled, by setting bit CREN, prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN and clearing bit CSRC.
- If interrupts are desired, then set enable bit RCIE.
- 3. If 9-bit reception is desired, then set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete and an interrupt will be generated, if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- 8. If any error occurred, clear the error by clearing bit CREN.

#### TABLE 9-10 REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
19h	TXREG	USART Tr	ansmit	Register						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	G Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Transmission.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

#### TABLE 9-11 REGISTERS ASSOCIATED WITH SYNCHRONOUS SLAVE RECEPTION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	ADDEN	FERR	OERR	RX9D	0000 000x	0000 000x
1Ah	RCREG	USART R	eceive I	Register						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	SPBRG Baud Rate Generator Register									0000 0000

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used for Synchronous Slave Reception.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

NOTES:

# 10.0 VOLTAGE REFERENCE MODULE AND LOW-VOLTAGE DETECT

The Voltage Reference module provides reference voltages for the Brown-out Reset circuitry, the Low-voltage Detect circuitry and the A/D converter.

The source for the reference voltages comes from the bandgap reference circuit. The bandgap circuit is energized anytime the reference voltage is required by the other sub-modules, and is powered down when not in use. The control registers for this module are LVDCON and REFCON, as shown in Figure 10-1 and Figure 10-2.

#### FIGURE 10-1: LVDCON: LOW-VOLTAGE DETECT CONTROL REGISTER

U-0	U-0	R-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-1						
_	_	BGST	LVDEN	LV3	LV2	LV1	LV0	R = Readable bit W = Writable bit					
bit7							bit0	U = Unimplemented bit read as '0' - n = Value at POR rese					
bit 7-6:	Unimplemented: Read as '0'												
bit 5:	BGST: Bandgap Stable Status Flag bit  1 = Indicates that the bandgap voltage is stable, and LVD interrupt is reliable  0 = Indicates that the bandgap voltage is not stable, and LVD interrupt should not be enabled												
bit 4:	LVDEN: Low-voltage Detect Power Enable bit  1 = Enables LVD, powers up bandgap circuit and reference generator  0 = Disables LVD, powers down bandgap circuit if unused by BOR or VRH/VRL												
bit 3-0:													
	0100 = 2.5	5V											

#### FIGURE 10-2: REFCON: VOLTAGE REFERENCE CONTROL REGISTER

R/W-0 R/W-0 R/W-0 R/W-0 U-0 U-0 U-0 U-0 **VRHEN** R = Readable bit **VRLEN** VRHOEN VRLOEN W = Writable bit bit7 hit0 U = Unimplemented bit, read as '0' - n =Value at POR reset bit 7: **VRHEN**: Voltage Reference High Enable bit (VRH = 4.096V) 1 = Enabled, powers up reference generator 0 = Disabled, powers down reference generator if unused by LVD, BOR, or VRL VRLEN: Voltage Reference Low Enable bit (VRL = 2.048V) 1 = Enabled, powers up reference generator 0 = Disabled, powers down reference generator if unused by LVD, BOR, or VRH bit 5: VRHOEN: High Voltage Reference Output Enable bit 1 = Enabled, VRH analog reference is presented on RA3 if enabled (VRHEN = 1) 0 = Disabled, analog reference is used internally only VRLOEN: Low Voltage Reference Output Enable bit 1 = Enabled, VRL analog reference is presented on RA2 if enabled (VRLEN = 1) 0 = Disabled, analog reference is used internally only

#### 10.1 Bandgap Voltage Reference

bit 3-0: Unimplemented: Read as '0'

The bandgap module generates a stable voltage reference of 1.22V over a range of temperatures and device supply voltages. This module is enabled anytime any of the following are enabled:

- Brown-out Reset
- Low-voltage Detect
- Either of the internal analog references (VRH, VRL)

Whenever the above are all disabled, the bandgap module is disabled and draws no current.

#### 10.2 Internal VREF for A/D Converter

The bandgap output voltage is used to generate two stable references for the A/D converter module. These references are enabled in software to provide the user with the means to turn them on and off in order to minimize current consumption. Each reference can be individually enabled.

The 4.096V reference (VRH) is enabled with control bit VRHEN (REFCON<7>). When this bit is set, the gain amplifier is enabled. After a specified start-up time a stable reference of 4.096V is generated and can be used by the A/D converter as the VRH input.

The 2.048V reference (VRL) is enabled by setting control bit VRLEN (REFCON<6>). When this bit is set, the gain amplifier is enabled. After a specified start up time a stable reference of 2.048V is generated and can be used by the A/D converter as the VRL input.

Each voltage reference can source/sink up to 5 mA of current.

Each reference, if enabled, can be presented on an external pin by setting the VRHOEN (high reference output enable) or VRLOEN (low reference output enable) control bit. If the reference is not enabled, the VRHOEN and VRLOEN bits will have no effect on the corresponding pin. The device specific pin can then be used as general purpose I/O.


Note: If VRH or VRL is enabled and the other reference (VRL or VRH), the BOR, and the LVD modules are not enabled, the bandgap will require a start-up time of no more than 50 µs before the bandgap reference is stable. Before using the internal VRH or VRL reference, ensure that the bandgap reference voltage is stable by monitoring the BGST bit in the LVDCON register. The voltage references will not be reliable until the bandgap is stable as shown by BGST being set.

#### 10.3 Low-voltage Detect (LVD)

This module is used to generate an interrupt when the supply voltage falls below a specified "trip" voltage. This module operates completely under software

control. This allows a user to power the module on and off to periodically monitor the supply voltage, and thus minimize total current consumption.

FIGURE 10-3: BLOCK DIAGRAM OF LVD AND VOLTAGE REFERENCE CIRCUIT



The LVD module is enabled by setting the LVDEN bit in the LVDCON register. The "trip point" voltage is the minimum supply voltage level at which the device can operate before the LVD module asserts an interrupt. When the supply voltage is equal to or less than the trip point, the module will generate an interrupt signal setting interrupt flag bit LVDIF. If interrupt enable bit LVDIE was set, then an interrupt is generated. The LVD interrupt can wake the device from sleep. The "trip point" voltage is software programmable to any one of 16 values, five of which are reserved (See Figure 10-1). The trip point is selected by programming the LV3:LV0 bits (LVDCON<3:0>).

Note: The LVDIF bit can not be cleared until the supply voltage rises above the LVD trip point. If interrupts are enabled, clear the LVDIE bit once the first LVD interrupt occurs to prevent reentering the interrupt service routine immediately after exiting the ISR.

Once the LV bits have been programmed for the specified trip voltage, the low-voltage detect circuitry is then enabled by setting the LVDEN (LVDCON<4>) bit.

If the bandgap reference voltage is previously unused by either the brown-out circuitry or the voltage reference circuitry, then the bandgap circuit requires a time to start-up and become stable before a low voltage condition can be reliably detected. The low-voltage interrupt flag is prevented from being set until the bandgap has reached a stable reference voltage.

When the bandgap is stable the BGST (LVDCON<5>) bit is set indicating that the low-voltage interrupt flag bit is released to be set if VDD is equal to or less than the LVD trip point.

#### 10.3.1 EXTERNAL ANALOG VOLTAGE INPUT

The LVD module has an additional feature that allows the user to supply the trip voltage to the module from an external source. This mode is enabled when LV3:LV0 = 1111. When these bits are set the comparator input is multiplexed from an external input pin (RB3/AN9/LVDIN.

NOTES:

## 11.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital (A/D) converter module has six inputs for the PIC16C773 and ten for the PIC16C774.

The analog-to-digital converter (A/D) allows conversion of an analog input signal to a corresponding 12-bit digital number. The A/D module has up to 10 analog inputs, which are multiplexed into one sample and hold. The output of the sample and hold is the input into the converter, which generates the result via successive approximation. The analog reference voltages are software selectable to either the device's analog positive and negative supply voltages (AVDD/AVSS), the voltage level on the VREF+ and VREF- pins, or internal voltage references if available (VRH, VRL).

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The A/D module has four registers. These registers are:

- A/D Result Register Low ADRESL
- · A/D Result Register High ADRESH
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)

A device reset forces all registers to their reset state. This forces the A/D module to be turned off and any conversion is aborted.

#### 11.1 Control Registers

The ADCON0 register, shown in Figure 11-1, controls the operation of the A/D module. The ADCON1 register, shown in Figure 11-2, configures the functions of the port pins, the voltage reference configuration and the result format. The port pins can be configured as analog inputs or as digital I/O.

The combination of the ADRESH and ADRESL registers contain the result of the A/D conversion. The register pair is referred to as the ADRES register. When the A/D conversion is complete, the result is loaded into ADRES, the GO/DONE bit (ADCON0<2>) is cleared, and the A/D interrupt flag ADIF is set. The block diagram of the A/D module is shown in Figure 11-3.

#### FIGURE 11-1: ADCONO REGISTER (ADDRESS 1Fh).

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0						
ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	CHS3	ADON	R = W =	Readable bit Writable bit				
bit7							bit 0	- n =	Value at POR reset				
bit 7:6	ADCS1:ADCS0: A/D Conversion Clock Select bits  00 = Fosc/2  01 = Fosc/8  10 = Fosc/32  11 = FRC (clock derived from an RC oscillator = 1 MHz max)												
bit 5:3,1	,												
bit 2:	GO/DONE: A/D Conversion Status bit  1 = A/D conversion cycle in progress. Setting this bit starts an A/D conversion cycle.  This bit is automatically cleared by hardware when the A/D conversion has completed.  0 = A/D conversion completed/not in progress												
bit 0:	ADON: A/D On bit  1 = A/D converter module is operating  0 = A/D converter is shutoff and consumes no operating current												

#### FIGURE 11-2: ADCON1 REGISTER (ADDRESS 9Fh)

R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0

 ADFM
 VCFG2
 VCFG1
 VCFG0
 PCFG3
 PCFG2
 PCFG1
 PCFG0

 bit7
 bit 0

R = Readable bit W = Writable bit

U = Unimplemented bit, read as '0'

- n = Value at POR reset

bit 7: ADFM: A/D Result Format Select bit

1 = Right justified 0 = Left justified

bit 6:4 VCFG2:VCFG0: Voltage reference configuration bits

	A/D VREFH	A/D VREFL			
000	AVDD	Avss			
001	External VREF+	External VREF-			
010	Internal VRH	Internal VRL			
011	External VREF+	Avss			
100	Internal VRH	Avss			
101	AVDD	External VREF-			
110	AVDD	Internal VRL			
111	Internal VRL	Avss			

#### bit 3:0 PCFG3:PCFG0: A/D Port Configuration bits<sup>(1)</sup>

	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
0000	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0001	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0010	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0011	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0100	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0101	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α
0110	D	Α	Α	Α	Α	Α	Α	Α	Α	Α
0111	D	D	Α	Α	Α	Α	Α	Α	Α	Α
1000	D	D	D	Α	Α	Α	Α	Α	Α	Α
1001	D	D	D	D	Α	Α	Α	Α	Α	Α
1010	D	D	D	D	D	Α	Α	Α	Α	Α
1011	D	D	D	D	D	D	Α	Α	Α	Α
1100	D	D	D	D	D	D	D	Α	Α	Α
1101	D	D	D	D	D	D	D	D	Α	Α
1110	D	D	D	D	D	D	D	D	D	Α
1111	D	D	D	D	D	D	D	D	D	D

A = Analog input D= Digital I/O

Note 1: Selection of an unimplemented channel produces a result of 0xFFFFFF.

The value that is in the ADRESH and ADRESL registers are not modified for a Power-on Reset. The ADRESH and ADRESL registers will contain unknown data after a Power-on Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see Section 11.6. After this acquisition time has elapsed the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

#### 11.2 Configuring the A/D Module

#### 11.3 Configuring Analog Port Pins

The ADCON1 and TRIS registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding TRIS bit set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the PORTA or PORTE register, all pins configured as analog input channels will read as cleared (a low level). When reading the PORTB register, all pins configured as analog input channels will read as set (a high level). Pins configured as digital inputs, will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
- Note 2: Analog levels on any pin that is defined as a digital input (including the ANx pins), may cause the input buffer to consume current that is out of the devices specification.

## 11.3.1 CONFIGURING THE REFERENCE VOLTAGES

The VCFG bits in the ADCON1 register configure the A/D module reference inputs. The reference high input can come from an internal reference (VRH) or (VRL), an external reference (VREF+), or AVDD. The low reference input can come from an internal reference (VRL), an external reference (VREF-), or AVSS. If an external reference is chosen for the reference high or reference low inputs, the port pin that multiplexes the incoming external references is configured as an analog input, regardless of the values contained in the A/D port configuration bits (PCFG3:PCFG0).

After the A/D module has been configured as desired. and the analog input channels have their corresponding TRIS bits selected for port inputs, the selected channel must be acquired before conversion is started. The A/D conversion cycle can be initiated by setting the GO/DONE bit. The A/D conversion begins, and lasts for 13TAD. The following steps should be followed for performing an A/D conversion:


- 1. Configure the A/D module
  - Configure analog pins / voltage reference / and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D conversion clock (ADCON0)
  - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if required)
  - · Clear ADIF bit
  - · Set ADIE bit
  - · Set PEIE bit
  - · Set GIE bit
- 3. Wait the required acquisition time (3TAD)
- 4. Start conversion
  - Set GO/DONE bit (ADCON0)
- Wait 13TAD until A/D conversion is complete, by either:
  - Polling for the GO/DONE bit to be cleared OR
  - · Waiting for the A/D interrupt
- Read A/D Result registers (ADRESH and ADRESL), clear ADIF if required.
- 7. For next conversion, go to step 1, step 2 or step 3 as required.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The ADRESH and ADRESL registers **WILL** be updated with the partially completed A/D conversion value. That is, the ADRESH and ADRESL registers **WILL** contain the value of the current incomplete conversion.

Note: Do not set the ADON bit and the GO/DONE bit in the same instruction.

Doing so will cause the GO/DONE bit to be automatically cleared.

FIGURE 11-3: A/D BLOCK DIAGRAM



#### 11.4 Selecting the A/D Conversion Clock

The A/D conversion cycle requires 13TAD: 1 TAD for settling time, and 12 TAD for conversion. The source of the A/D conversion clock is software selected. The four possible options for TAD are:

- 2 Tosc
- 8 Tosc
- 32 Tosc
- · Internal RC oscillator

Note that these options are the same as those of the 8-bit A/D.

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6  $\mu s$ . Table 11-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

The ADIF bit is set on the rising edge of the 14th TAD. The GO/DONE bit is cleared on the falling edge of the 14th TAD.

TABLE 11-1 TAD vs. DEVICE OPERATING FREQUENCIES

AD Cloc	k Source (TAD)	Device Frequency								
Operation	ADCS<1:0>	20 MHz	5 MHz	4 MHz	1.25 MHz					
2 Tosc	00	100 ns <sup>(2)</sup>	400 ns <sup>(2)</sup>	500 ns <sup>(2)</sup>	1.6 μs					
8 Tosc	01	800 ns <sup>(2)</sup>	1.6 μs	2.0 μs	6.4 μs					
32 Tosc	10	1.6 μs	6.4 μs	8.0 μs <sup>(3)</sup>	24 μs <sup>(3)</sup>					
RC	11	2 - 6 μs <sup>(1,4)</sup>								

- Note 1: The RC source has a typical TAD time of 4  $\mu$ s for VDD > 3.0V.
  - 2: These values violate the minimum required TAD time.
  - 3: For faster conversion times, the selection of another clock source is recommended.
  - 4: When the device frequency is greater than 1 MHz, the RC A/D conversion clock source is only recommended if the conversion will be performed during sleep.


#### 11.5 A/D Conversions

Figure 11-5 shows an example that performs an A/D conversion. The port pins are configured as analog inputs. The analog reference VREF+ is the device AVDD and the analog reference VREF- is the device AVSs. The A/D interrupt is enabled, and the A/D conversion clock is TRc. The conversion is performed on the ANO channel

#### FIGURE 11-4: PERFORMING AN A/D CONVERSION

```
;Clear A/D Int Flag
          PIR1, ADIF
   BCF
                      ;Select Page 1
          STATUS, RPO
   BSF
   CLRE
          ADCON1
                        ;Configure A/D Inputs
          PIE1, ADIE ;Enable A/D interrupt
   BSF
         STATUS, RPO ;Select Page 0
   BCF
   MOVLW 0xC1
                        ;RC clock, A/D is on,
                        ;Ch 0 is selected
   MOVWF ADCONO
         INTCON, PEIE ; Enable Peripheral
   BSF
         INTCON, GIE
                      ;Enable All Interrupts
; Ensure that the required sampling time for the
; selected input channel has lapsed. Then the
; conversion may be started.
          ADCON0, GO
                        ;Start A/D Conversion
   BSF
                        ;The ADIF bit will be
                        ;set and the GO/DONE bit
                        ;cleared upon completion-
                        of the A/D conversion.
```

#### FIGURE 11-5: FLOWCHART OF A/D OPERATION



#### 11.6 A/D Sample Requirements

#### 11.6.1 RECOMMENDED SOURCE IMPEDANCE

The maximum recommended impedance for analog sources is 2.5 k $\Omega$ . This value is calculated based on the maximum leakage current of the input pin. The leakage current is 100 nA max., and the analog input voltage cannot be vary by more than 1/4 LSb or 250 mV due to leakage. This places a requirement on the input impedance of 250  $\mu$ V/100 nA = 2.5 k $\Omega$ .

#### 11.6.2 SAMPLING TIME CALCULATION

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 11-8. The

source impedance (RS) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), see Figure 11-8. The maximum recommended impedance for analog sources is 2.5 kΩ. After the analog input channel is selected (changed) this sampling must be done before the conversion can be started.

To calculate the minimum sampling time, Equation 11-6 may be used. This equation assumes that 1/4 LSb error is used (16384 steps for the A/D). The 1/4 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

The Chold is assumed to be 25 pF for the 12-bit A/D.

#### FIGURE 11-6: A/D SAMPLING TIME EQUATION

 $\label{eq:Vhold} \begin{aligned} \text{Vhold = (VREF - VREF/16384) = (VREF) \bullet (1 - e^{-(-Tc/C (Ric + Rss + Rs))}) } \\ & \qquad \qquad \\ \text{Vheef (1 - 1/16384) = VHEF \bullet (1 - e^{-(-Tc/C (Ric + Rss + Rs))}) } \\ & \qquad \qquad \\ \text{Tc = -CHOLD (1k} \\ \Omega + Rss + Rs) \\ \text{In (1/16384)} \end{aligned}$ 

Figure 11-7 shows the calculation of the minimum time required to charge CHOLD. This calculation is based on the following system assumptions:

#### CHOLD = 25 pF

 $Rs = 2.5 k\Omega$ 

1/4 LSb error

 $VDD = 5V \rightarrow RSS = 10 \text{ k}\Omega \text{ (worst case)}$ 

Temp (system Max.) = 50°C


- Note 1:The reference voltage (VREF) has no effect on the equation, since it cancels itself out.
  - 2: The charge holding capacitor (CHOLD) is not discharged after each conversion.
  - 3:The maximum recommended impedance for analog sources is 2.5 k $\Omega$ . This is required to meet the pin leakage specification.
  - 4: After a conversion has completed, 2 TAD time must be waited before sampling can begin again. During this time the holding capacitor is not connected to the selected A/D input channel.

#### FIGURE 11-7: CALCULATING THE MINIMUM REQUIRED SAMPLE TIME

```
TACQ =
           Amplifier Settling Time
           + Holding Capacitor Charging Time
           +Temperature Coefficient †
TACQ =
           + Tc
           + [(Temp - 25°C)(0.05 μs/°C)] †
Tc = + Holding Capacitor Charging Time
Tc = (CHOLD) (Ric + Rss + Rs) In (1/16384)
      -25 pF (1 kΩ +10 kΩ + 2.5 kΩ) In (1/16384)
       -25 pF (13.5 kΩ) In (1/16384)
       -0.338 (-9.704)μs
Tc=
       3.3<sub>us</sub>
TACQ =
           5 μs
           + 3.3 \mu s
           + [(50°C - 25°C)(0.05 μs / °C)]
TACQ =
           8.3 \mu s + 1.25 \mu s
TACQ =
           9.55 μs
```

† The temperature coefficient is only required for temperatures > 25°C.

#### FIGURE 11-8: ANALOG INPUT MODEL



#### 11.7 Use of the CCP Trigger

An A/D conversion can be started by the "special event trigger" of the CCP module. This requires that the CCPnM<3:0> bits be programmed as 1011b and that the A/D module is enabled (ADON is set). When the trigger occurs, the GO/DONE bit will be set on Q2 to start the A/D conversion and the Timer1 counter will be reset to zero. Timer1 is reset to automatically repeat the A/D conversion cycle, with minimal software overhead (moving the ADRESH and ADRESL to the desired location). The appropriate analog input channel must be selected before the "special event trigger" sets the GO/DONE bit (starts a conversion cycle).

If the A/D module is not enabled (ADON is cleared), then the "special event trigger" will be ignored by the A/D module, but will still reset the Timer1 counter.

#### 11.8 Effects of a RESET

A device reset forces all registers to their reset state. This forces the A/D module to be turned off, and any conversion is aborted. The value that is in the ADRESH and ADRESL registers are not modified. The ADRESH and ADRESL registers will contain unknown data after a Power-on Reset.

#### 11.9 <u>Faster Conversion - Lower</u> <u>Resolution Trade-off</u>

Not all applications require a result with 12-bits of resolution, but may instead require a faster conversion time. The A/D module allows users to make the trade-off of conversion speed to resolution. Regardless of the resolution required, the acquisition time is the same. To speed up the conversion, the A/D module may be halted by clearing the GO/DONE bit after the desired number of bits in the result have been converted. Once the GO/DONE bit has been cleared, all of the remaining A/D result bits are '0'. The equation to determine the time before the GO/DONE bit can be switched is as follows:

Conversion time = N•TAD + 1TAD

Where: N = number of bits of resolution required, and 1TAD is the amplifier settling time.

Since TAD is based from the device oscillator, the user must use some method (a timer, software loop, etc.) to determine when the A/D GO/DONE bit may be cleared. Table 11-2 shows a comparison of time required for a conversion with 4-bits of resolution, versus the normal 12-bit resolution conversion. The example is for devices operating at 20 MHz. The A/D clock is programmed for 32 Tosc.

TABLE 11-2 4-BIT vs. 12-BIT CONVERSION TIMES

	Freq.	Resolution			
	(MHz)	4-bit	12-bit		
Tosc	20	50 ns	50 ns		
TAD = 32 Tosc	20	1.6 μs	1.6 μs		
1TAD+N•TAD	20	8 μs	20.8 μs		

#### 11.10 A/D Operation During Sleep

The A/D module can operate during SLEEP mode. This requires that the A/D clock source be configured for RC (ADCS1:ADCS0 = 11b). With the RC clock source selected, when the GO/DONE bit is set the A/D module waits one instruction cycle before starting the conversion cycle. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise during the sample and conversion. When the conversion cycle is completed the GO/DONE bit is cleared, and the result loaded into the ADRESH and ADRESL registers. If the A/D interrupt is enabled, the device will wake-up from SLEEP. If the A/D interrupt is not enabled, the A/D module will then be turned off, although the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction causes the present conversion to be aborted and the A/D module is turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

ote: For the A/D module to operate in SLEEP, the A/D clock source must be configured to RC (ADCS1:ADCS0 = 11b).

#### 11.11 Connection Considerations

Since the analog inputs employ ESD protection, they have diodes to VDD and VSS. This requires that the analog input must be between VDD and VSS. If the input voltage exceeds this range by greater than 0.3V (either direction), one of the diodes becomes forward biased and it may damage the device if the input current specification is exceeded.

An external RC filter is sometimes added for anti-aliasing of the input signal. The R component should be selected to ensure that the total source impedance is kept under the  $2.5~k\Omega$  recommended specification. Any external components connected (via hi-impedance) to an analog input pin (capacitor, zener diode, etc.) should have very little leakage current at the pin.

TABLE 11-3 SUMMARY OF A/D REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(1)</sup>	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
1Eh	ADRESH	A/D High B	yte Result	Register						xxxx xxxx	uuuu uuuu
9Eh	ADRESL	A/D Low By	te Result	Register						xxxx xxxx	uuuu uuuu
9Bh	REFCON	VRHEN	VRLEN	VRHOEN	VRLOEN	_	_	_	_	0000	0000
1Fh	ADCON0	ADCS1	ADCS0	CHS2	CHS1	CHS0	GO/DONE	CHS3	ADON	0000 0000	0000 0000
9Fh	ADCON1	ADFM	VCFG2	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	0000 0000	0000 0000
05h	PORTA	_	_	PORTA5 <sup>(2)</sup>	PORTA Data	Latch wher	written: POR	TA<4:0> pins	when read	0x 0000	0u 0000
06h	PORTB	PORTB Da	ta Latch w	hen written:	PORTB pins w	hen read				xxxx 11xx	uuuu 11uu
09h <sup>(2)</sup>	PORTE	_	_	_	_	_	RE2	RE1	RE0	000	000
85h	TRISA	_	1	bit5 <sup>(2)</sup>	PORTA Data	Direction R	11 1111	11 1111			
86h	TRISB	PORTB Da	ta Directio	n Register				-	-	1111 1111	1111 1111
89h <sup>(2)</sup>	TRISE	IBF	OBF	IBOV	PSPMODE	_	0000 -111	0000 -111			

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D conversion.

Note 1: Bits PSPIE and PSPIF are reserved on the 28-pin devices, always maintain these bits clear.

2: These bits/registers are not implemented on the 28-pin devices, read as '0'.

## 12.0 SPECIAL FEATURES OF THE CPU

These PICmicro devices have a host of features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- · Oscillator Selection
- Reset
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
  - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- · Low-voltage detection
- SLEEP
- · Code protection
- · ID locations
- · In-circuit serial programming

These devices have a Watchdog Timer which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in reset until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up type resets only (POR, BOR), designed to keep the part in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake-up from SLEEP through external reset, Watchdog Timer Wake-up, or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

Additional information on special features is available in the PICmicro™ Mid-Range Reference Manual, (DS33023).

#### 12.1 Configuration Bits

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.

Some of the core features provided may not be necessary to each application that a device may be used for. The configuration word bits allow these features to be configured/enabled/disabled as necessary. These features include code protection, brown-out reset and its trippoint, the power-up timer, the watchdog timer and the devices oscillator mode. As can be seen in Figure 12-1, some additional configuration word bits have been provided for brown-out reset trippoint selection.

#### FIGURE 12-1: CONFIGURATION WORD

CP1	CP0	BORV1	BORV0	CP1	CP0	-	BODEN	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0	Register: Address	CONFIG 2007h
bit13	12	11	10	9	8	7	6	5	4	3	2	1	bit0	Address	200711

bit 13-12: CP1:CP0: Code Protection bits (2)

bit 9-8: 11 = Program memory code protection off

bit 5-4: 10 = 0800h-0FFFh code protected

01 = 0400h-0FFFh code protected 00 = 0000h-0FFFh code protected

bit 11-10: BORV1:BORV0: Brown-out Reset Voltage bits(3)

11 = VBOR set to 2.5V 10 = VBOR set to 2.7V 01 = VBOR set to 4.2V 00 = VBOR set to 4.5V

bit 7: Unimplemented. Read as '1'

bit 6: BODEN: Brown-out Reset Enable bit (1)

1 = Brown-out Reset enabled

0 = Brown-out Reset disabled

bit 3: PWRTE: Power-up Timer Enable bit (1)

1 = PWRT disabled

0 = PWRT enabled

bit 2: WDTE: Watchdog Timer Enable bit

1 = WDT enabled 0 = WDT disabled

bit 1-0: FOSC1:FOSC0: Oscillator Selection bits

11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator

Note 1: Enabling Brown-out Reset automatically enables the Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled.

2: All of the CP1:CP0 pairs have to be given the same value to enable the code protection scheme listed.

3: These are the minimum trip points for the BOR, see Table 15-4 for the trip point tolerances. Selection of an unused setting may result in an inadvertant interrupt.

#### 12.2 Oscillator Configurations

#### 12.2.1 OSCILLATOR TYPES

The PIC16C77X can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

LP Low Power CrystalXT Crystal/Resonator

HS High Speed Crystal/Resonator


RC Resistor/Capacitor

## 12.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In XT, LP or HS modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 12-2). The PIC16C77X oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications.

A difference from the other mid-range devices may be noted in that the device can be driven from an external clock only when configured in HS mode (Figure 12-3).

FIGURE 12-2: CRYSTAL/CERAMIC
RESONATOR OPERATION
(HS, XT OR LP
OSC CONFIGURATION)



Note1: See Table 12-1 and Table 12-2 for recommended values of C1 and C2.

- A series resistor (RS) may be required for AT strip cut crystals.
- 3: RF varies with the crystal chosen.

FIGURE 12-3: EXTERNAL CLOCK INPUT OPERATION (HS OSC CONFIGURATION)




TABLE 12-1 CERAMIC RESONATORS

Ranges Te	ested:									
Mode	Freq	OSC1	OSC2							
XT	455 kHz 2.0 MHz 4.0 MHz	68 - 100 pF 15 - 68 pF 15 - 68 pF	68 - 100 pF 15 - 68 pF 15 - 68 pF							
HS 8.0 MHz 10 - 68 pF 10 - 68 pF 10 - 22 pF 10 - 22 pF										
	es at bottom of p	f <b>or design guidar</b> page.	nce only. See							
455 kHz	Panasonic E	FO-A455K04B	± 0.3%							
2.0 MHz	Murata Erie	CSA2.00MG	$\pm~0.5\%$							
4.0 MHz	Murata Erie	CSA4.00MG	± 0.5%							
8.0 MHz	Murata Erie CSA8.00MT ± 0.5%									
16.0 MHz   Murata Erie CSA16.00MX   ± 0.5%										
All resonators used did not have built-in capacitors.										

TABLE 12-2 CAPACITOR SELECTION FOR CRYSTAL OSCILLATOR


Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2							
LP	32 kHz	33 pF	33 pF							
	200 kHz	15 pF	15 pF							
XT	200 kHz	47-68 pF	47-68 pF							
	1 MHz	15 pF	15 pF							
	4 MHz	15 pF	15 pF							
HS	4 MHz	15 pF	15 pF							
	8 MHz	15-33 pF	15-33 pF							
	20 MHz	15-33 pF	15-33 pF							
These values are for design guidance only. See notes at bottom of page.										
		tals Used								
32 kHz	Epson C-00	01R32.768K-A	± 20 PPM							
200 kHz	STD XTL 2	00.000KHz	± 20 PPM							
1 MHz	ECS ECS-	10-13-1	± 50 PPM							
4 MHz	ECS ECS-4	10-20-1	± 50 PPM							
8 MHz	EPSON CA	A-301 8.000M-C	± 30 PPM							
20 MHz	EPSON CA	A-301 20.000M-C	± 30 PPM							

- Note 1: Recommended values of C1 and C2 are identical to the ranges tested (Table 12-1).
  - Higher capacitance increases the stability of oscillator but also increases the start-up time.
  - Since each resonator/crystal has its own characteristics, the user should consult the resonator/crystal manufacturer for appropriate values of external components.
  - 4: Rs may be required in HS mode as well as XT mode to avoid overdriving crystals with low drive level specification.

#### 12.2.3 RC OSCILLATOR

For timing insensitive applications the "RC" device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (REXT) and capacitor (CEXT) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low CEXT values. These factors and the variation due to tolerances of external R and C components used need to be taken into account for each application. Figure 12-4 shows how the R/C combination is connected to the PIC16C77X.

#### FIGURE 12-4: RC OSCILLATOR MODE



#### 12.3 Reset

The PIC16C77X devices have several different resets. These resets are grouped into two classifications; power-up and non-power-up. The power-up type resets are the power-on and brown-out resets which assume the device VDD was below its normal operating range for the device's configuration. The non-power up type resets assume normal operating limits were maintained before/during and after the reset.

- · Power-on Reset (POR)
- · Brown-out Reset (BOR)
- MCLR reset during normal operation
- MCLR reset during SLEEP
- · WDT Reset (during normal operation)

Some registers are not affected in any reset condition. Their status is unknown on a power-up reset and unchanged in any other reset. Most other registers are placed into an initialized state upon reset, however they are not affected by a WDT reset during sleep because this is considered a WDT Wakeup, which is viewed as the resumption of normal operation.


Several status bits have been provided to indicate which reset occurred (see Table 12-4). See Table 12-6 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 12-5.

These devices have a MCLR noise filter in the MCLR reset path. The filter will detect and ignore small pulses.

It should be noted that a WDT Reset does not drive  $\overline{\text{MCLR}}$  pin low.

FIGURE 12-5: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




#### 12.4 Power-On Reset (POR)

A Power-on Reset pulse is generated on-chip when VDD rise is detected (in the range of 1.5V - 2.1V). To take advantage of the POR, just tie the MCLR pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create a Power-on Reset. A maximum rise time for VDD is specified. See Electrical Specifications for details. For a slow rise time, see Figure 12-6.

Two delay timers have been provided which hold the device in reset after a POR (dependant upon device configuration) so that all operational parameters have been met prior to releasing to device to resume/begin normal operation.

When the device starts normal operation (exits the reset condition), device operating parameters (voltage, frequency, temperature,...) must be met to ensure operation. If these conditions are not met, the device must be held in reset until the operating conditions are met. Brown-out Reset may be used to meet the startup conditions, or if necessary an external POR circuit may be implemented to delay end of reset for as long as needed

FIGURE 12-6: EXTERNAL POWER-ON **RESET CIRCUIT (FOR SLOW** VDD POWER-UP)



- Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
  - 2:  $R < 40 \text{ k}\Omega$  is recommended to make sure that voltage drop across R does not violate the device's electrical specification.
  - 3: R1 =  $100\Omega$  to 1 k $\Omega$  will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS).

#### 12.5 Power-up Timer (PWRT)

The Power-up Timer provides a fixed 72 ms nominal time-out on power-up type resets only. For a POR, the PWRT is invoked when the POR pulse is generated. For a BOR, the PWRT is invoked when the device exits the reset condition (VDD rises above BOR trippoint). The Power-up Timer operates on an internal RC oscillator. The chip is kept in reset as long as the PWRT is active. The PWRT's time delay is designed to allow VDD to rise to an acceptable level. A configuration bit is provided to enable/disable the PWRT for the POR only. For a BOR the PWRT is always available regardless of the configuration bit setting.

The power-up time delay will vary from chip to chip due to VDD, temperature, and process variation. See DC parameters for details.

#### Oscillator Start-up Timer (OST) 12.6

The Oscillator Start-up Timer (OST) provides 1024 oscillator cycle (from OSC1 input) delay after the PWRT delay is over. This ensures that the crystal oscillator or resonator has started and stabilized.

The OST time-out is invoked only for XT, LP and HS modes and only on a power-up type reset or a wake-up from SLEEP.

#### 12.7 **Brown-Out Reset (BOR)**

The Brown-out Reset module is used to generate a reset when the supply voltage falls below a specified trip voltage. The trip voltage is configurable to any one of four voltages provided by the BORV1:BORV0 configuration word bits.

Configuration bit, BODEN, can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below the specified trippoint for greater than parameter #35 in the electrical specifications section, the brown-out situation will reset the chip. A reset may not occur if VDD falls below the trippoint for less than parameter #35. The chip will remain in Brownout Reset until VDD rises above BVDD. The Power-up Timer will be invoked at that point and will keep the chip in RESET an additional 72 ms. If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be re-initialized. Once VDD rises above BVDD, the Power-up Timer will again begin a 72 ms time delay. Even though the PWRT is always enabled when brown-out is enabled, the PWRT configuration word bit should be cleared (enabled) when brown-out is enabled.

#### 12.8 <u>Time-out Sequence</u>

On power-up the time-out sequence is as follows: First PWRT time-out is invoked by the POR pulse. When the PWRT delay expires the Oscillator Start-up Timer is activated. The total time-out will vary based on oscillator configuration and the status of the PWRT. For example, in RC mode with the PWRT disabled, there will be no time-out at all. Figure 12-7, Figure 12-8, Figure 12-9 and Figure 12-10 depict time-out sequences on power-up.

Since the time-outs occur from the POR pulse, if MCLR is kept low long enough, the time-outs will expire. Then bringing MCLR high will begin execution immediately (Figure 12-9). This is useful for testing purposes or to synchronize more than one PICmicro microcontroller operating in parallel.

Table 12-5 shows the reset conditions for some special function registers, while Table 12-6 shows the reset conditions for all the registers.

#### 12.9 <u>Power Control/Status Register</u> (PCON)

The Power Control/Status Register, PCON has two status bits that provide indication of which power-up type reset occurred

Bit0 is Brown-out Reset Status bit,  $\overline{BOR}$ . Bit  $\overline{BOR}$  is set on a Power-on Reset. It must then be set by the user and checked on subsequent resets to see if bit  $\overline{BOR}$  cleared, indicating a BOR occurred. However, if the brown-out circuitry is disabled, the  $\overline{BOR}$  bit is a "Don't Care" bit and is considered unknown upon a POR.

Bit1 is POR (Power-on Reset Status bit). It is cleared on a Power-on Reset and unaffected otherwise. The user must set this bit following a Power-on Reset.

TABLE 12-3 TIME-OUT IN VARIOUS SITUATIONS

Oscillator Configuration	Power-	·up	Brown-out	Wake-up from SLEEP		
Oscillator Configuration	PWRTE = 0	PWRTE = 1	Biowii-out			
XT, HS, LP	72 ms + 1024Tosc	1024Tosc	72 ms + 1024Tosc	1024Tosc		
RC	72 ms	_	72 ms	_		

TABLE 12-4 STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR	TO	PD	
0	1	1	1	Power-on Reset
0	х	0	х	Illegal, TO is set on POR
0	x	x	0	Illegal, PD is set on POR
1	0	1	1	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR Reset during normal operation
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP

TABLE 12-5 RESET CONDITION FOR SPECIAL REGISTERS

Condition	Program Counter	STATUS Register	PCON Register
Power-on Reset	000h	0001 1xxx	01
MCLR Reset during normal operation	000h	000u uuuu	uu
MCLR Reset during SLEEP	000h	0001 0uuu	uu
WDT Reset	000h	0000 luuu	uu
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Brown-out Reset	000h	0001 luuu	u0
Interrupt wake-up from SLEEP	PC + 1 <sup>(1)</sup>	uuu1 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

TABLE 12-6 INITIALIZATION CONDITIONS FOR ALL REGISTERS

Register	IABLE 12-0	1141117		TION CONDITIONS F	1	
INDF	Register	Devices		,		Wake-up via WDT or Interrupt
TMRO 773 774	W	773	774	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL   773   774   0000h   0000h   PC + 1(2)	INDF	773	774	N/A	N/A	N/A
STATUS	TMR0	773	774	xxxx xxxx	uuuu uuuu	uuuu uuuu
FSR	PCL	773	774	0000h	0000h	PC + 1 <sup>(2)</sup>
PORTA 773 7740x 00000u 0000uu uuuu PORTB 773 774 xxxx xxxx uuuu uuuu uuuu uuuu uuuu	STATUS	773	774	0001 1xxx	000q quuu <b>(3)</b>	uuuq quuu(3)
PORTB	FSR	773	774	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTC	PORTA	773	774	0x 0000	0u 0000	uu uuuu
PORTD 773 774	PORTB	773	774	xxxx 11xx	uuuu 11uu	uuuu uuuu
PORTE 773 774000000uuu PCLATH 773 774 0000 0000 uuuu INTCON 773 774 0000 0000 0000 0000 uuuu uuuu INTCON 773 774 0000 0000 0000 0000 uuuu uuuu INTCON 773 774 0000 0000 0000 0000 uuuu uuuu INTCON 773 774 0000 0000 0000 0000 uuuu uuuu INTCON 773 774 0000 0000 0000 0000 uuuu uuuu INTCON 773 774 0000 0000 0000 0000 uuuu uuuu INTCON 773 774 0000 0000	PORTC	773	774	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCLATH	PORTD	773	774	xxxx xxxx	uuuu uuuu	uuuu uuuu
INTCON	PORTE	773	774	000	000	uuu
PIR1 773 774	PCLATH	773	774	0 0000	0 0000	u uuuu
PIR2	INTCON	773	774	0000 000x	0000 000u	uuuu uuuu(1)
PIR2 773 774 0 00 0 00 u u-u'(1)  TMR1L 773 774 xxxx xxxx uuuu uuuu uuuu uuuu uuuu  TMR1H 773 774 xxxx xxxx uuuu uuuu uuuu uuuu  T1CON 773 77400 0000uu uuuuuu uuuu  TMR2 773 774 0000 0000 0000 0000 uuuu uuuu  T2CON 773 774 -000 0000 -000 0000 -uuuu uuuu  SSPBUF 773 774 xxxx xxxx uuuu uuuu uuuu  SSPCON 773 774 0000 0000 0000 0000 uuuu uuuu  CCPR1L 773 774 xxxx xxxx uuuu uuuu uuuu uuuu  CCPR1L 773 774 xxxx xxxx uuuu uuuu uuuu uuuu  CCPR1H 773 774 xxxx xxxx uuuu uuuu uuuu  CCP1CON 773 774 0000 000000 0000uu uuuu  RCSTA 773 774 0000 000000 0000uu uuuu  TXREG 773 774 0000 0000 0000 0000 uuuu uuuu  CCPR2L 773 774 xxxx xxxx uuuu uuuu  CCPR2H 773 774 xxxx xxxx uuuu uuuu  CCPR2H 773 774 xxxx xxxx uuuu uuuu  CCPR2H 773 774 xxxx xxxx uuuu uuuu uuuu  CCPR2H 773 774 xxxx xxxx uuuu uuuu uuuu  CCPR2H 773 774 xxxx xxxx uuuu uuuu uuuu uuuu  CCPR2H 773 774 xxxx xxxx uuuu uuuu uuuu uuuu  CCPR2H 773 774 xxxx xxxx uuuu uuuu uuuu uuuu  CCPR2H 773 774 xxxx xxxx uuuu uuuu uuuu uuuu  CCPR2CON 773 774 xxxx xxxx uuuu uuuu uuuu uuuu  CCPR2CON 773 774 xxxx xxxx uuuu uuuu uuuu uuuu  ADRESH 773 774 xxxx xxxx uuuu uuuu uuuu uuuu uuuu  ADCONO 773 774 xxxx xxxx uuuu uuuu uuuu uuuu uuuu  ADCONO 773 774 xxxx xxxx uuuuu uuuu uuuu uuuu uuuu	PIR1	773	774	r000 0000	r000 0000	ruuu uuuu(1)
TMR1L 773 774		773	774	0000 0000	0000 0000	uuuu uuuu(1)
TMR1H         773         774         xxxx         xxxx         uuuu uuuu         uuuu uuuu           T1CON         773         774        00         0000        uu uuuu        uu uuuu           TMR2         773         774         0000         0000         0000         uuuu uuuu           T2CON         773         774         -000         0000         -000         0000         -uuu uuuu           SSPBUF         773         774         xxxx         xxxx         uuuu uuuu         uuuu uuuu           SSPCON         773         774         0000         0000         0000         uuuu uuuu           CCPR1L         773         774         xxxx         xxxx         uuuu uuuu         uuuu uuuu           CCP1CON         773         774         xxxx         xxxx         uuuu uuuu         uuuu uuuu           CCP1CON         773         774        00         0000        00         0000        uu uuuu           RCSTA         773         774         0000         000x         0000         000x         uuuu uuuu           TXREG         773         774         0000         0000         0000         uuuu uuuu <t< td=""><td>PIR2</td><td>773</td><td>774</td><td>0 00</td><td>0 00</td><td>u uu(1)</td></t<>	PIR2	773	774	0 00	0 00	u uu(1)
T1CON 773 77400 0000uu uuuuuu uuuu TMR2 773 774 0000 0000 0000 0000 uuuu uuuu T2CON 773 774 -000 0000 -000 0000 -uuu uuuu SSPBUF 773 774 xxxx xxxx uuuu uuuu uuuu uuuu SSPCON 773 774 0000 0000 0000 0000 uuuu uuuu CCPR1L 773 774 xxxx xxxx uuuu uuuu uuuu uuuu CCPR1H 773 774 xxxx xxxx uuuu uuuu uuuu uuuu CCP1CON 773 774 xxxx xxxx uuuu uuuu uuuu CCP1CON 773 77400 000000 0000uu uuuu RCSTA 773 774 0000 000x 0000 000x uuuu uuuu TXREG 773 774 0000 0000 0000 0000 uuuu uuuu CCPR2L 773 774 xxxx xxxx uuuu uuuu CCPR2H 773 774 xxxx xxxx uuuu uuuu CCP2CON 773 774 xxxx xxxx uuuu uuuu uuuu uuuu CCP2CON 773 774 xxxx xxxx uuuu uuuu uuuu uuuu CCP2CON 773 774 xxxx xxxx uuuu uuuu uuuu uuuu CCP2CON 773 774 xxxx xxxx uuuu uuuu uuuu uuuu CCP2CON 773 774 xxxx xxxx uuuu uuuu uuuu uuuu CCP2CON 773 774 xxxx xxxx uuuu uuuu uuuu uuuu uuuu CCP2CON 773 774 xxxx xxxx uuuu uuuu uuuu uuuu uuuu CCP2CON 773 774 xxxx xxxx uuuu uuuu uuuu uuuu uuuu CCP2CON 773 774 xxxx xxxx uuuu uuuu uuuu uuuu uuuu CCP2CON 773 774 xxxx xxxx uuuu uuuu uuuu uuuu uuuu CCP2CON 773 774 xxxx xxxx uuuu uuuu uuuu uuuu uuuu	TMR1L	773	774	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR2         773         774         0000 0000         0000 0000         uuuu uuuu           T2CON         773         774         -000 0000         -000 0000         -uuu uuuu           SSPBUF         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           SSPCON         773         774         0000 0000         0000 0000         uuuu uuuu           CCPR1L         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCPR1H         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCP1CON         773         774        00 0000        00 0000        uu uuuu           RCSTA         773         774         0000 000x         0000 000x         uuuu uuuu           TXREG         773         774         0000 0000         0000 0000         uuuu uuuu           RCREG         773         774         0000 0000         0000 0000         uuuu uuuu           CCPR2L         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCPR2H         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCP2CON         773	TMR1H	773	774	xxxx xxxx	uuuu uuuu	uuuu uuuu
T2CON         773         774         -000         0000         -000         0000         -uuu uuuu           SSPBUF         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           SSPCON         773         774         0000         0000         0000         uuuu uuuu           CCPR1L         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCPR1H         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCP1CON         773         774        00         0000        00         0000        uu uuuu           RCSTA         773         774         0000         000x         0000         000x         uuuu uuuu           TXREG         773         774         0000         0000         0000         uuuu uuuu           RCREG         773         774         0000         0000         0000         uuuu uuuu           CCPR2L         773         774         xxxx <xxxx< td="">         uuuu uuuu         uuuu uuuu           CCP2CON         773         774         xxxx<xxxx< td="">         uuuu uuuu         uuuu uuuu           CCP2CON         773         774</xxxx<></xxxx<>	T1CON	773	774	00 0000	uu uuuu	uu uuuu
SSPBUF         773         774         xxxx         xxxx         uuuu uuuu         uuuu uuuu           SSPCON         773         774         0000 0000         0000 0000         uuuu uuuu           CCPR1L         773         774         xxxx         xxxx         uuuu uuuu         uuuu uuuu           CCPR1H         773         774         xxxx         xxxx         uuuu uuuu         uuuu uuuu           CCP1CON         773         774        00 0000        00 0000        uu uuuu           RCSTA         773         774         0000 000x         0000 000x         uuuu uuuu           TXREG         773         774         0000 0000         0000 0000         uuuu uuuu           RCREG         773         774         0000 0000         0000 0000         uuuu uuuu           CCPR2L         773         774         xxxx         xxxx         uuuu uuuu         uuuu uuuu           CCPR2H         773         774         xxxx         xxxx         uuuu uuuu         uuuu uuuu           CCPR2H         773         774         xxxx         xxxx         uuuu uuuu         uuuu uuuu           CCP2CON         773         774         xxxx         xxxx <td>TMR2</td> <td>773</td> <td>774</td> <td>0000 0000</td> <td>0000 0000</td> <td>uuuu uuuu</td>	TMR2	773	774	0000 0000	0000 0000	uuuu uuuu
SSPCON         773         774         0000 0000         0000 0000         uuuu uuuu           CCPR1L         773         774         xxxx xxxx         uuuu uuuu         uuuu uuu           CCPR1H         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCP1CON         773         774        00 0000        00 0000        uu uuuu           RCSTA         773         774         0000 000x         0000 000x         uuuu uuuu           TXREG         773         774         0000 0000         0000 0000         uuuu uuuu           RCREG         773         774         0000 0000         0000 0000         uuuu uuuu           CCPR2L         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCPR2H         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCP2CON         773         774        00 0000        00 0000        uu uuuu           ADRESH         773         774         0000 0000         0000 0000         uuuu uuuu	T2CON	773	774	-000 0000	-000 0000	-uuu uuuu
CCPR1L         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCPR1H         773         774         xxxx xxxx         uuuu uuuu         uuuu uuu           CCP1CON         773         774        00 0000        00 0000        uu uuuu           RCSTA         773         774         0000 000x         0000 000x         uuuu uuuu           TXREG         773         774         0000 0000         0000 0000         uuuu uuuu           RCREG         773         774         0000 0000         0000 0000         uuuu uuuu           CCPR2L         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCPR2H         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCP2CON         773         774        00 0000        00 0000        uu uuuu           ADRESH         773         774         0000 0000         0000 0000         uuuu uuuu	SSPBUF	773	774	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1H         773         774         xxxx         xxxx         uuuu uuuu         uuuu uuuu           CCP1CON         773         774        00 0000        00 0000        uu uuuu           RCSTA         773         774         0000 000x         0000 000x         uuuu uuuu           TXREG         773         774         0000 0000         0000 0000         uuuu uuuu           RCREG         773         774         0000 0000         0000 0000         uuuu uuu           CCPR2L         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCPR2H         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCP2CON         773         774        00 0000        00 0000        uu uuuu           ADRESH         773         774         0000 0000         0000 0000         uuuu uuuu	SSPCON	773	774	0000 0000	0000 0000	uuuu uuuu
CCP1CON         773         774        00 0000        00 0000        uu uuuu           RCSTA         773         774         0000 000x         0000 000x         uuuu uuuu           TXREG         773         774         0000 0000         0000 0000         uuuu uuuu           RCREG         773         774         0000 0000         0000 0000         uuuu uuuu           CCPR2L         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCPR2H         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCP2CON         773         774        00 0000        00 0000        uu uuuu           ADRESH         773         774         0000 0000         0000 0000         uuuu uuuu	CCPR1L	773	774	xxxx xxxx	uuuu uuuu	uuuu uuuu
RCSTA         773         774         0000 000x         0000 000x         uuuu uuuu           TXREG         773         774         0000 0000         0000 0000         uuuu uuuu           RCREG         773         774         0000 0000         0000 0000         uuuu uuuu           CCPR2L         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCPR2H         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCP2CON         773         774        00 0000        00 0000        uu uuuu           ADRESH         773         774         0000 0000         0000 0000         uuuu uuuu	CCPR1H	773	774	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXREG         773         774         0000 0000         0000 0000         uuuu uuuu           RCREG         773         774         0000 0000         0000 0000         uuuu uuuu           CCPR2L         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCPR2H         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCP2CON         773         774        00 0000        00 0000        uu uuuu           ADRESH         773         774         0000 0000         0000 0000         uuuu uuuu	CCP1CON	773	774	00 0000	00 0000	uu uuuu
RCREG         773         774         0000         0000         0000         0000         uuuu uuuu           CCPR2L         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu         uuuu uuuu           CCPR2H         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           CCP2CON         773         774        00         0000        00         0000        uu uuuu           ADRESH         773         774         0000         0000         0000         0000         uuuu uuuu           ADCONO         773         774         0000         0000         0000         uuuu uuuu	RCSTA	773	774	0000 000x	0000 000x	uuuu uuuu
CCPR2L         773         774         xxxx         xxxx         uuuu uuuu         uuuu uuuu           CCPR2H         773         774         xxxx         xxxx         uuuu uuuu         uuuu uuuu           CCP2CON         773         774        00 0000        00 0000        uu uuuu           ADRESH         773         774         xxxx         xxxx         uuuu uuuu         uuuu uuuu           ADCON0         773         774         0000 0000         0000 0000         uuuu uuuu	TXREG	773	774	0000 0000	0000 0000	uuuu uuuu
CCPR2H         773         774         xxxx         xxxx         uuuu         uuuu         uuuu         uuuu           CCP2CON         773         774        00         0000        00         0000        uu         uuuu           ADRESH         773         774         xxxx         xxxx         uuuu         uuuu         uuuu         uuuu           ADCON0         773         774         0000         0000         0000         0000         uuuu         uuuu         uuuu	RCREG	773	774	0000 0000	0000 0000	uuuu uuuu
CCP2CON         773         774        00 0000        00 0000        uu uuuu           ADRESH         773         774         xxxx xxxx         uuuu uuuu         uuuu uuuu           ADCON0         773         774         0000 0000         0000 0000         uuuu uuuu	CCPR2L	773	774	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADRESH         773         774         XXXX XXXX         uuuu uuuu         uuuu uuuu           ADCON0         773         774         0000 0000         0000 0000         uuuu uuuu	CCPR2H	773	774	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCONO 773 774 0000 0000 0000 0000 uuuu uuuu	CCP2CON	773	774	00 0000	00 0000	uu uuuu
	ADRESH	773	774	xxxx xxxx	uuuu uuuu	uuuu uuuu
OPTION_REG   773   774   1111 1111   1111 1111   uuuu uuuu	ADCON0	773	774	0000 0000	0000 0000	uuuu uuuu
	OPTION_REG	773	774	1111 1111	1111 1111	uuuu uuuu

Legend: u= unchanged, x= unknown, -= unimplemented bit, read as '0', q= value depends on condition

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

<sup>2:</sup> When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).

<sup>3:</sup> See Table 12-5 for reset value for specific condition.

TABLE 12-6 INITIALIZATION CONDITIONS FOR ALL REGISTERS (Cont.'d)

Register	Dev	ices	Power-on Reset, Brown-out Reset	MCLR Resets WDT Reset	Wake-up via WDT or Interrupt
TRISA	773	774	1 1111	1 1111	u uuuu
ITIIOA	773	774	11 1111	11 1111	uu uuuu
TRISB	773	774	1111 1111	1111 1111	uuuu uuuu
TRISC	773	774	1111 1111	1111 1111	uuuu uuuu
TRISD	773	774	1111 1111	1111 1111	uuuu uuuu
TRISE	773	774	0000 -111	0000 -111	uuuu -uuu
PIE1	773	774	r000 0000	r000 0000	ruuu uuuu
	773	774	0000 0000	0000 0000	uuuu uuuu
PIE2	773	774	0 00	0 00	u uu
PCON	773	774	qq	uu	uu
PR2	773	774	1111 1111	1111 1111	1111 1111
SSPADD	773	774	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	773	774	0000 0000	0000 0000	uuuu uuuu
TXSTA	773	774	0000 -010	0000 -010	uuuu -uuu
SPBRG	773	774	0000 0000	0000 0000	uuuu uuuu
REFCON	773	774	0000	0000	uuuu
LVDCON	773	774	00 0101	00 0101	uu uuuu
ADRESL	773	774	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON1	773	774	0000 000	0000 0000	uuuu uuuu

Legend: u= unchanged, x= unknown, -= unimplemented bit, read as '0', q= value depends on condition

- Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).
  - 2: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector (0004h).
  - 3: See Table 12-5 for reset value for specific condition.

FIGURE 12-7: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)




FIGURE 12-8: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 1




FIGURE 12-9: TIME-OUT SEQUENCE ON POWER-UP (MCLR NOT TIED TO VDD): CASE 2





FIGURE 12-10: SLOW RISE TIME (MCLR TIED TO VDD)



#### 12.10 Interrupts

The PIC16C77X family has up to 14 sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

A global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt's flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in various registers. Individual interrupt bits are set regardless of the status of the GIE bit. The GIE bit is cleared on reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enables interrupts.


The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flags are contained in the INTCON register.

The peripheral interrupt flags are contained in the special function registers PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers PIE1 and PIE2, and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, the GIE bit is cleared to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the INT pin or PORTB change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs. The latency is the same for one or two cycle instructions. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit

#### FIGURE 12-11: INTERRUPT LOGIC



The following table shows which devices have which interrupts.

PIC16C773 Yes						ום	FJFII	LDIL	INTF	TOIF	Device
	es Yes Yes Yes	Yes Yes	Yes	Yes	Yes	Yes	-	Yes	Yes	Yes	PIC16C773
PIC16C774 Yes	es Yes Yes Yes	Yes Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	PIC16C774

#### 12.10.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if bit INTEDG (OPTION\_REG<6>) is set, or falling, if the INTEDG bit is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). Flag bit INTF must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake-up the processor from SLEEP, if bit INTE was set prior to going into SLEEP. The status of global interrupt enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 12.13 for details on SLEEP mode.

#### 12.10.2 TMR0 INTERRUPT

An overflow (FFh  $\rightarrow$  00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>). (Section 4.0)

#### 12.10.3 PORTB INTCON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>). (Section 3.2)

#### 12.11 Context Saving During Interrupts

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt, i.e., W register and STATUS register. This will have to be implemented in software.

Example 12-1 stores and restores the W and STATUS registers. The register, W\_TEMP, must be defined in each bank and must be defined at the same offset from the bank base address (i.e., if W\_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1).

The example:

- a) Stores the W register.
- b) Stores the STATUS register in bank 0.
- c) Stores the PCLATH register.
- d) Executes the interrupt service routine code (User-generated).
- e) Restores the STATUS register (and bank select hit)
- f) Restores the W and PCLATH registers.

#### **EXAMPLE 12-1: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM**

```
W TEMP
                         ;Copy W to TEMP register, could be bank one or zero
MOVWE
SWAPF
        STATUS, W
                         ;Swap status to be saved into W
                        ;bank 0, regardless of current bank, Clears IRP,RP1,RP0
        STATUS
                        ;Save status to bank zero STATUS_TEMP register
MOVWF
        STATUS TEMP
        PCLATH, W
                         ;Only required if using pages 1, 2 and/or 3
MOVF
        PCLATH TEMP
                        ;Save PCLATH into W
MOVWF
CLRF
        PCLATH
                        ;Page zero, regardless of current page
        STATUS, IRP
                         ;Return to Bank 0
BCF
MOVF
        FSR, W
                         ;Copy FSR to W
MOVWF
        FSR TEMP
                         ;Copy FSR from W to FSR TEMP
: (ISR)
MOVE
         PCLATH TEMP, W
                         ;Restore PCLATH
                         ;Move W into PCLATH
MOVWF
        PCT.ATH
SWAPF
        STATUS TEMP, W
                         ;Swap STATUS TEMP register into W
                         ; (sets bank to original state)
MOVWE
        STATUS
                         ; Move W into STATUS register
        W TEMP, F
                         ;Swap W_TEMP
SWAPF
        W TEMP, W
                         ;Swap W_TEMP into W
SWAPE
```

#### 12.12 Watchdog Timer (WDT)

The Watchdog Timer is as a free running on-chip RC oscillator which does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins of the device has been stopped, for example, by execution of a SLEEP instruction.

During normal operation, a WDT time-out generates a device RESET (Watchdog Timer Reset). If the device is in SLEEP mode, a WDT time-out causes the device to wake-up and continue with normal operation (Watchdog Timer Wake-up). The  $\overline{\text{TO}}$  bit in the STATUS register will be cleared upon a Watchdog Timer time-out.


The WDT can be permanently disabled by clearing configuration bit WDTE (Section 12.1).

WDT time-out period values may be found in the Electrical Specifications section under parameter #31. Values for the WDT prescaler may be assigned using the OPTION\_REG register.

Note: The CLRWDT and SLEEP instructions clear the WDT and the postscaler, if assigned to the WDT, and prevent it from timing out and generating a device RESET condition.

Note: When a CLRWDT instruction is executed and the prescaler is assigned to the WDT, the prescaler count will be cleared, but the prescaler assignment is not changed.

#### FIGURE 12-12: WATCHDOG TIMER BLOCK DIAGRAM



#### FIGURE 12-13: SUMMARY OF WATCHDOG TIMER REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
2007h	Config. bits	(1)	BODEN <sup>(1)</sup>	CP1	CP0	PWRTE <sup>(1)</sup>	WDTE	FOSC1	FOSC0
81h,181h	OPTION_REG	RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0

Legend: Shaded cells are not used by the Watchdog Timer.

Note 1: See Figure 12-1 for the full description of the configuration word bits.

#### 12.13 Power-down Mode (SLEEP)

Power-down mode is entered by executing a SLEEP instruction

If enabled, the Watchdog Timer will be cleared but keeps running, the  $\overline{PD}$  bit (STATUS<3>) is cleared, the  $\overline{TO}$  (STATUS<4>) bit is set, and the oscillator driver is turned off. The I/O ports maintain the status they had, before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD, or Vss, ensure no external circuitry is drawing current from the I/O pin, power-down the A/D, disable external clocks. Pull all I/O pins, that are hi-impedance inputs, high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or Vss for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The  $\overline{MCLR}$  pin must be at a logic high level (VIHMC).

#### 12.13.1 WAKE-UP FROM SLEEP

The device can wake up from SLEEP through one of the following events:

- External reset input on MCLR pin.
- Watchdog Timer Wake-up (if WDT was enabled).
- Interrupt from INT pin, RB port change, or some Peripheral Interrupts.

External  $\overline{\text{MCLR}}$  Reset will cause a device reset. All other events are considered a continuation of program execution and cause a "wake-up". The  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits in the STATUS register can be used to determine the cause of device reset. The  $\overline{\text{PD}}$  bit, which is set on power-up, is cleared when SLEEP is invoked. The  $\overline{\text{TO}}$  bit is cleared if a WDT time-out occurred (and caused wake-up).

The following peripheral interrupts can wake the device from SLEEP:

- 1. PSP read or write.
- TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 3. CCP capture mode interrupt.
- Special event trigger (Timer1 in asynchronous mode using an external clock).
- 5. SSP (Start/Stop) bit detect interrupt.
- 6. SSP transmit or receive in slave mode (SPI/I<sup>2</sup>C).
- 7. USART RX or TX (synchronous slave mode).
- 8. A/D conversion (when A/D clock source is RC).
- Low-voltage detect.

Other peripherals cannot generate interrupts since during SLEEP, no on-chip clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction after the sleep instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

#### 12.13.2 WAKE-UP USING INTERRUPTS


When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the  $\overrightarrow{PD}$  bit. If the  $\overrightarrow{PD}$  bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

#### FIGURE 12-14: WAKE-UP FROM SLEEP THROUGH INTERRUPT



Note 1: XT, HS or LP oscillator mode assumed.

- 2: Tost = 1024Tosc (drawing not to scale) This delay will not be there for RC osc mode.
- 3: GIE = '1' assumed. In this case after wake- up, the processor jumps to the interrupt routine. If GIE = '0', execution will continue in-line.
- 4: CLKOUT is not available in these osc modes, but shown here for timing reference.

#### 12.14 Program Verification/Code Protection

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

**Note:** Microchip does not recommend code protecting windowed devices.

#### 12.15 ID Locations

Four memory locations (2000h - 2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the 4 least significant bits of the ID location are used.

For ROM devices, these values are submitted along with the ROM code.

#### 12.16 In-Circuit Serial Programming

PIC16CXXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

For complete details of serial programming, please refer to the In-Circuit Serial Programming (ICSP™) Guide, (DS30277).

NOTES:

#### 13.0 INSTRUCTION SET SUMMARY

Each PIC16CXXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 13-2 lists byte-oriented, bit-oriented, and literal and control operations. Table 13-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 13-1 OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
PC	Program Counter
TO	Time-out bit
PD	Power-down bit

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu s$ . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu s$ .

Table 13-2 lists the instructions recognized by the MPASM assembler.

Figure 13-1 shows the general formats that the instructions can have.


Note: To maintain upward compatibility with future PIC16CXXX products, <u>do not use</u> the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

**0xhh** 

where h signifies a hexadecimal digit.

## FIGURE 13-1: GENERAL FORMAT FOR INSTRUCTIONS



A description of each instruction is available in the  $PICmicro^{TM}$  Mid-Range Reference Manual, (DS33023).

TABLE 13-2 PIC16CXXX INSTRUCTION SET

Mnemonic,		Description	Cycles		14-Bit	Status	Notes		
Operands				MSb			LSb	Affected	
BYTE-ORIE	NTED	FILE REGISTER OPERATIONS							
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	0.0	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	0.0	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	0.0	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	0.0	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	0.0	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	0.0	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	0.0	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	0.0	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	0.0	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	0.0	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	0.0	0000	lfff	ffff		
NOP	-	No Operation	1	0.0	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	0.0	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	0.0	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	0.0	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	0.0	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIENT	TED FIL	E REGISTER OPERATIONS							
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL A	ND CO	NTROL OPERATIONS							
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	0.0	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00xx	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	0.0	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	0.0	0000	0000	1000		
SLEEP	-	Go into standby mode	1	0.0	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11		kkkk		Z	

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

<sup>2:</sup> If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

<sup>3:</sup> If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

### 14.0 DEVELOPMENT SUPPORT

### 14.1 Development Tools

The PICmicro® microcontrollers are supported with a full range of hardware and software development tools:

- MPLAB™ -ICE Real-Time In-Circuit Emulator
- ICEPIC™ Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE<sup>®</sup> II Universal Programmer
- PICSTART® Plus Entry-Level Prototype Programmer
- SIMICE
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB™ SIM Software Simulator
- MPLAB-C17 (C Compiler)
- Fuzzy Logic Development System (fuzzyTECH<sup>®</sup>-MP)
- KEELOQ® Evaluation Kits and Programmer

# 14.2 MPLAB-ICE: High Performance Universal In-Circuit Emulator with MPLAB IDE

The MPLAB-ICE Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PICmicro microcontrollers (MCUs). MPLAB-ICE is supplied with the MPLAB Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the MPLAB-ICE allows expansion to support all new Microchip microcontrollers.

The MPLAB-ICE Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows<sup>®</sup> 3.x or Windows 95 environment were chosen to best make these features available to you, the end user.

MPLAB-ICE is available in two versions. MPLAB-ICE 1000 is a basic, low-cost emulator system with simple trace capabilities. It shares processor modules with the MPLAB-ICE 2000. This is a full-featured emulator system with enhanced trace, trigger, and data monitoring features. Both systems will operate across the entire operating speed reange of the PICmicro MCU.

#### 14.3 <u>ICEPIC: Low-Cost PICmicro</u> In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC12CXXX, PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 386 through Pentium™ based machines under Windows 3.x, Windows 95, or Windows NT environment. ICEPIC features real time, non-intrusive emulation.

#### 14.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode. PRO MATE II is CE compliant.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices. It can also set configuration and code-protect bits in this mode.

#### 14.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, low-cost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12CXXX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923, PIC16C924 and PIC17C756 may be supported with an adapter socket. PICSTART Plus is CE compliant.

#### 14.6 <u>SIMICE Entry-Level Hardware</u> Simulator

SIMICE is an entry-level hardware development system designed to operate in a PC-based environment with Microchip's simulator MPLAB™-SIM. Both SIM-ICE and MPLAB-SIM run under Microchip Technology's MPLAB Integrated Development Environment (IDE) software. Specifically, SIMICE provides hardware simulation for Microchip's PIC12C5XX, PIC12CE5XX. and PIC16C5X families of PICmicro 8-bit microcontrollers. SIMICE works in conjunction with MPLAB-SIM to provide non-real-time I/O port emulation. SIMICE enables a developer to run simulator code for driving the target system. In addition, the target system can provide input to the simulator code. This capability allows for simple and interactive debugging without having to manually generate MPLAB-SIM stimulus files. SIMICE is a valuable debugging tool for entrylevel system development.

## 14.7 PICDEM-1 Low-Cost PICmicro Demonstration Board

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-Plus programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the MPLAB-ICE emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

## 14.8 PICDEM-2 Low-Cost PIC16CXX Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-Plus, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I<sup>2</sup>C bus and separate headers for connection to an LCD module and a keypad.

## 14.9 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The MPLAB-ICE emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals.

#### 14.10 MPLAB Integrated Development Environment Software

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- · A full featured editor
- · Three operating modes
  - editor
  - emulator
  - simulator
- · A project manager
- · Customizable tool bar and key mapping
- · A status bar with project information
- · Extensive on-line help

#### MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PICmicro tools (automatically updates all project information)
- · Debug using:
  - source files
  - absolute listing file

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

#### 14.11 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PC-hosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers.

MPASM allows full symbolic debugging from MPLAB-ICE, Microchip's Universal Emulator System.

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- · Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PICmicro. Directives are helpful in making the development of your assemble source code shorter and more maintainable

#### 14.12 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PICmicro series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C17 and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

#### 14.13 MPLAB-C17 Compiler

The MPLAB-C17 Code Development System is a complete ANSI 'C' compiler and integrated development environment for Microchip's PIC17CXXX family of microcontrollers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display.

## 14.14 Fuzzy Logic Development System (fuzzyTECH-MP)

fuzzyTECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, fuzzyTECH-MP, Edition for implementing more complex systems.

Both versions include Microchip's *fuzzy*LAB™ demonstration board for hands-on experience with fuzzy logic systems implementation.

## 14.15 <u>SEEVAL® Evaluation and</u> Programming System

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials™ and secure serials. The Total Endurance™ Disk is included to aid in trade-off analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

## PIC16C77X

## 14.16 KEELOQ® Evaluation and **Programming Tools**

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

TABLE	14-1 DE\	/ELO	PMENT T	OOL	S FROM	MICR	OCHIP				,	,					
HCS200 HCS300 HCS301								>	>							>	>
24CXX 25CXX 93CXX						<i>&gt;</i>		`		^							
PIC17C7XX	>		`	>			<i>&gt;</i>	>									
PIC17C4X	>		>	<i>&gt;</i>	>		>	>					^				
PIC16C9XX	`	`	`		`		<b>&gt;</b>	>							`		
PIC16C8X	>	>	`		>		<i>&gt;</i>	`					/				
PIC16C7XX	>	>	>		>		>	>						^			
PIC16C6X	>	,	,		>		<b>&gt;</b>	>						1			
PIC16CXXX	<i>,</i>	,	•		>		^	<b>,</b>					1				
PIC16C5X	>	`	>		>		<b>&gt;</b>	>			>		^				
PIC14000	>		>		>		<i>&gt;</i>	>				^					
PIC12C5XX	`		>		>		<b>&gt;</b>	>			>						
	MPLAB™₁CE	ICEPIC™ Low-Cost In-Circuit Emulator	MPLAB™ Integrated Development Environment	MPLAB™ C17* Compiler	fuzzyTECH®-MP Explorer/Edition Fuzzy Logic Dev. Tool	Total Endurance™ Software Model				SEEVAL <sup>®</sup> Designers Kit	SIMICE	PICDEM-14A	PICDEM-1	PICDEM-2	PICDEM-3	KEELog <sup>®</sup> Evaluation Kit	KEELOQ Transponder Kit
	tor Products	slum3	s	ооТ э	Softwar		ners	rogramn	d			sp	osı	9 o	шә	a	

## **PIC16C77X**

NOTES:

### 15.0 ELECTRICAL CHARACTERISTICS

#### Absolute Maximum Ratings †

Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR. and RA4)0.3	3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	
Voltage on MCLR with respect to Vss (Note 2)	0 to +8.5V
Voltage on RA4 with respect to Vss	0 to +8.5V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, lik (VI < 0 or VI > VDD)	± 20 mA
Output clamp current, Ιοκ (Vo < 0 or Vo > VDD)	± 20 mA
Maximum output current sunk by any I/Ø pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (combined) (Note 3)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (combined) (Note 3)	200 mA
Maximum current sunk by PORTO and PORTD (combined) (Note 3)	200 mA
Maximum current sourced by PORTC and PORTD (combined) (Note 3)	200 mA
Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - $\Sigma$ IOH} + $\Sigma$ {(VDD - VOH) x I	$OOH$ + $\Sigma(VOI \times IOL)$
Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cau	use latch-up. Thus,

a series resistor of 50-100 $\Omega$  should be used when applying a "low" level to the  $\overline{
m MCLR}$  pin rather than pulling this pin directly to Vss.

Note 3: PORTD and PORTE are not implemented on the PIC16C773.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

**TABLE 15-1** CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C773-04 PIC16C774-04	PIC16C773-20 PIC16C774-20	PIC16LC773-04 PIC16LC774-04	JW Devices
	VDD: 4.0V to 5.5V	VDD: 4.5V to 5.5V	VDD: 2.5V to 5.5V	VDD: 4.0V to 5.5V
RC	IDD: 5 mA max. at 5.5V	IDD: 2.7 mA typ. at 5.5V	IDD: 3.8 mA max. at 3.0V	IDD: 5 mA max. at 5.5V
no	IPD: 16 μA max. at 4V	IPD: 1.5 μA typ. at 4V	IPD: 5 μA max. at 3V	IPD: 16 μA max. at 4V
	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.
	VDD: 4.0V to 5.5V	VDD: 4.5V to 5.5V	VDD: 2.5V to 5.5V	VDD: 4.0V to 5.5V
VT	IDD: 5 mA max. at 5.5V	IDD: 2.7 mA typ. at 5.5V	IDD: 3.8 mA max. at 3.0V	IDD: 5 mA max. at 5.5V
Λ1	IPD: 16 μA max. at 4V	IPD: 1.5 μA typ. at 4V	IPD: 5 μA max. at 3V	IPD: 16 μA max. at 4V
	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.
	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V		VDD: 4.5V to 5.5V
ПС	IDD: 13.5 mA typ. at 5.5V	IDD: 20 mA max. at 5.5V	Not tosted for functionality	IDD: 20 mA max. at 5.5V
пъ	IPD: 1.5 μA typ. at 4.5V	IPD: 1.5 μA typ. at 4.5V	Not tested for functionality	IPD: 1.5 μA typ. at 4.5V
	Freq: 4 MHz max.	Freq: 20 MHz max.		Freq: 20 MHz max.
	VDD: 4.0V to 5.5V		VDD: 2.5V to 5.5V	VDD: 2.5V to 5.5V
	IDD: 52.5 μA typ. at 32	Not tooted for functionality	IDD: 48 μA max. at 32 kHz,	IDD: 48 µA max. at 32 kHz,
LP	kHz, 4.0V	Not tested for functionality	3.0V	3.0V
	IPD: 0.9 μA typ. at 4.0V		IPD: 5.0 μA max. at 3.0V	IPD: 5.0 μA max. at 3.0V
	Freq: 200 kHz max.		Freq: 200 kHz max.	Freq: 200 kHz max.
	VDD: 4.0V to 5.5V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.  VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 4 MHz max.  VDD: 4.0V to 5.5V IDD: 52.5 μA typ. at 32 kHz, 4.0V IPD: 0.9 μA typ. at 4.0V	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max. VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max.	VDD: 2.5V to 5.5V IDD: 3.8 mA max. at 3.0V IPD: 5 μA max. at 3V Freq: 4 MHz max.  Not tested for functionality  VDD: 2.5V to 5.5V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 5.0 μA max. at 3.0V Freq: 200 kHz max.	VDD: 4.0V to 5.5V IDD: 5 mA max. at 5.5 IPD: 16 μA max. at 4V Freq: 4 MHz max. VDD: 4.5V to 5.5V IDD: 20 mA max. at 5. IPD: 1.5 μA typ. at 4.5 Freq: 20 MHz max. VDD: 2.5V to 5.5V IDD: 4.5V to 5.5V IDD: 4.5V to 5.5V IDD: 4.5V to 5.5V IDD: 5.0 μA max. at 32 3.0V IPD: 5.0 μA max. at 3. Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

#### 15.1 DC Characteristics: PIC16C77X (Commercial, Industrial)

DC CHA	RACTERISTICS		<b>Standa</b> Operati		_	•	itions (unless otherwise stated) $0^{\circ}$ C $\leq TA \leq +85^{\circ}$ C for industrial and $C \leq TA \leq +70^{\circ}$ C for commercial
Param No.	Characteristic	Sym	Min	Typ†	Max	Units	Conditions
D001 D001A	Supply Voltage	VDD	4.0 4.5	_	5.5 5.5	V	XT, RC and LP osc configuration HS osc configuration
D002*	RAM Data Retention Voltage (Note 1)	VDR	_	1.5	_	٧	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	_	Vss	_	V	See section on Power on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	_	_	V/ms (	See section on Power-on Reset for details. PWRT enabled
D010	Supply Current (Note 2)	IDD	_	2.7	5	mA	XT/RC osc configuration Fosc = 4MHz, VDD = 5.5V (Note 4)
D013		1	_	135	30	mA	HS osc configuration FOSC = 20 MHz, VDD = 5.5V
D020 D020A	Power-down Current (Note 3)	IPD	/ ‡	1.5	16 19	μ <b>Α</b> μ <b>A</b>	VDD = 4.0V, -0°C to +70°C VDD = 4.0V, -40°C to +85°C
	Module Differential Cur- rent (Note 5)		1				
D021	Watchdog Timer \	Δ <b>IW</b> DT `	~	6.0	20	μΑ	VDD = 4.0V
D023*	Brown-out Reset Current (Note,5)	Albor	TBD	200	_	μА	BOR enabled, VDD = 5.0V
D023B*	Bandgap voltage generator	$\Delta \text{IBG}^6$	_	40μΑ	TBD	μА	
D025*	Timer1 oscillator	ΔIT1osc	_	5	9	μА	VDD = 4.0V
D026*	A/D Converter	$\Delta IAD$	_	300	_	μА	VDD = 5.5V, A/D on, not converting

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
- MCLR = VDD: WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: The  $\Delta$  current is the additional current consumed when the peripheral is enabled. This current should be added to the base (IPD or IDD) current.
- 6: The bandgap voltate reference provides 1.22V to the VRL, VRH, LVD and BOR circuits. When calculating current consumption use the following formula: ΔIVRL + ΔIVRH + ΔILVD + ΔIBOR + ΔIBG. Any of the ΔIVRL, ΔIVRH,  $\Delta$ ILVD or  $\Delta$ IBOR can be 0.

#### 15.2 DC Characteristics:PIC16LC77X-04 (Commercial, Industrial)

			Standa	ard Ope	erating	Condi	tions (unless otherwise stated)
DC CHA	RACTERISTICS		Operat	ing tem	peratu		$0^{\circ}$ C $\leq$ TA $\leq$ +85 $^{\circ}$ C for industrial and
						0°0	S ≤ TA ≤ +70°C for commercial
Param	Characteristic	Sym	Min	Typ†	Max	Units	Conditions
No.							
D001	Supply Voltage	VDD	2.5	_	5.5	V	LP, XT, RC osc configuration (DC - 4
							MHz) \
D002*	RAM Data Retention Voltage (Note 1)	VDR	_	1.5	_	\ \	
D003	VDD start voltage to	VPOR	_	Vss	_	V	See section on Power-on Reset for
	ensure internal Power-on			(		( / )	details
	Reset signal			\	1 1		
D004*	VDD rise rate to ensure	SVDD	0.05	_	7	V/ms_	See section on Power-on Reset for
	internal Power-on Reset		1				details. PWRT enabled
	signal	$\triangle$			/	$\langle \rangle$	
D010	Supply Current (Note 2)	IDD /	+	2.0	3.8	mΑ	XT, RC osc configuration
		\ \	\		~		FOSC = 4 MHz, VDD = 3.0V (Note 4)
D010A		$\setminus \setminus \setminus$	_\	22.5	48	μА	LP osc configuration
B01071		/ // /				per c	Fosc = 32 kHz, VDD = 3.0V, WDT dis-
							abled
D020 /	Power-down Current	IPD	_	0.9	5	μΑ	VDD = 3.0V, 0°C to +70°C
D020A	(Note 3) \		_	0.9	5	μΑ	$VDD = 3.0V, -40^{\circ}C \text{ to } +85^{\circ}C$
\	Module Differential Cur-						
\	rent (note5)						
D021	Watehdog Timer	$\Delta IWDT$	_	6	20	μΑ	VDD = 3.0V
D023* \	Brown-out Reset Current (Note 5)	∆lbor	TBD	200	_	μА	BOR enabled, VDD = 5.0V
D025*	Timer1 oscillator	ΔIT1osc	_	1.5	3	μΑ	VDD = 3.0V
D026*	A/D Converter	$\Delta IAD$	_	300	_	μA	VDD = 5.5V, A/D on, not converting

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
    - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD MCLR = VDD; WDT enabled/disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or Vss.
  - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
  - 5: The Δ current is the additional current consumed when the peripheral is enabled. This current should be added to the base (IPD or IDD) current.

## 15.3 DC Characteristics: PIC16C77X (Commercial, Industrial)

DC CHA	RACTERISTICS	Operati	ng tempe	rature	-40°C 0°C	C ≤ TA ≤ +70°C for commercial as described in DC spec Section 15.1			
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions		
	Input Low Voltage								
	I/O ports	VIL							
D030	with TTL buffer		Vss	_	0.15VDD	٧	For entire Vod range		
D030A			Vss	_	V8.0	V	4.5V ≤ VDD ≤ 6.5V		
D031	with Schmitt Trigger buffer								
	RC3 and RC4		Vss	_	0.3VDD	٧/	I <sup>2</sup> C compliant		
	All others		Vss	_	0.2VDD		For entire VDD range		
D032	MCLR, OSC1 (in RC mode)		Vss	_	0.2VD	/N			
D033	OSC1 (in XT, HS and LP)		Vss	- /	0.3VDD	/ <b>X</b> /	Note1 /		
	Input High Voltage								
	I/O ports	VIH		_	/ /	1			
	with TTL buffer								
D040		1	2\0		VDD/	V	4.5V ≤ VDD ≤ 5.5V		
D040A		[ [	0.25VDD	<i>&gt;</i> ,	\ADD\	> V	For entire VDD range		
	with Oak with Triange has	\ '	+ 0.8V \						
D041	with Schmitt Trigger buffer RC3 and RC4	\ \	0.7VDD	\ _	VDD	V	.20		
D041	All others		0.7 VDD	/ _	VDD	V	I <sup>2</sup> C compliant For entire VDD range		
D042	MCLR \	1	0.8VDD	_	VDD	V	For entire VDD range		
D042A	OSC1 (XT, HS and LP)	\	0.7VDD	_	VDD	V	Note1		
D042A	OSC1 (in RC mode)		0.7VDD		VDD	V	INOTE I		
D043	PORTB weak pull-up current	IPURB	50	250	400	иA	VDD = 5V, VPIN = VSS		
D070	Input Leakage Current	II OND	30	200	400	μπ	VBB = 34, 41 IIV = 433		
	(Notes 2, 3)								
D060	I/O ports (digital)	IIL	_	_	±1	μА	Vss ≤ VPIN ≤ VDD, Pin at hi-		
							impedance		
D060A	I/O potts (RA0-RA3, RA5, RB2,	lıL	_	_	±100	nA	Vss ≤ VPIN ≤ VDD, Pin at hi-		
	RB3 analog)						impedance		
D061	MCLR, RA4/T0CKI		_	_	±5	μΑ	$Vss \le VPIN \le VDD$		
D063	OSC1		_	_	±5	μΑ	$Vss \leq VPIN \leq VDD, \ XT, \ HS \ and \ LP$		
							osc configuration		
	Output Low Voltage								
D080	I/O ports	VOL	_	_	0.6	V	IOL = 8.5 mA, VDD = 4.5V,		
Dogo	0000/01 KOLIT (DO 200 200 fts)				0.0	.,	-40°C to +85°C		
D083	OSC2/CLKOUT (RC osc config)		_	_	0.6	V	IOL = $1.6 \text{ mA}$ , VDD = $4.5 \text{V}$ , $-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$		
*	These parameters are characterize		not tootod				-40 C to +65 C		

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C77X be driven with external clock in RC mode.

<sup>2:</sup> The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

<sup>3:</sup> Negative current is defined as current sourced by the pin.

		Standard Operating Conditions (unless otherwise stated)										
		Operati	ng tempe	rature	-40°C	≤ TA	≤ +85°C for industrial and					
DC CHA	ARACTERISTICS				0°C	≤ TA	TA ≤ +70°C for commercial					
		Operati	ed in DC spec Section 15.1 and									
		Section	15.2.									
Param	Characteristic	Sym	Min	Typ†	Max	Units	Conditions					
No.												
	Output High Voltage											
D090	I/O ports (Note 3)	Vон	VDD - 0.7	_	_	V	TOH = -3.0 mA, VDD = 4.5V,					
					/		-40°C to +85°C					
D092	OSC2/CLKOUT (RC osc config)		VDD - 0.7	_	<u> </u>	( V	IOH = -1.8  mA, VDD = 4.5V,					
						\	-40°C to +85°€					
D150*	Open-Drain High Voltage	Vod	_	<u> </u>	8.5	X	RA4 pin					
	Capacitive Loading Specs on											
	Output Pins		^	1 1	1	$\setminus$						
D100	OSC2 pin	Cos¢2	~	+ ,	15_	ÞΕ	In XT, HS and LP modes when					
			1		\ \		external clock is used to drive					
		1 /		/ /	$\langle \rangle$		OSC1.					
D101	All I/O pins and OSC2 (in RC	Cio \		$\langle - \rangle$	້ 50	pF						
D102	mode) SCL, SDA in 2°C mode	∖Св		_ ~	400	рF						

\* These parameters are characterized but not tested.

† Data in "Typ" column is at SV, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C77X be driven with external clock in RC mode.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

Negative current is defined as current sourced by the pin.

D407

## 15.4 DC Characteristics: VREF

Line Regulation

#### TABLE 15-2 ELECTRICAL CHARACTERISTICS: VREF

	Stan	dard Ope	erating Co	nditions	(unless	otherwi	ise stated	1)			
DC CHAR	ACTERISTICS Ope	ating tem	perature	-40°C	≤ TA :	≤ +85°C 1	for industr	ial and			
DO OHAH			$0^{\circ}$ C $\leq TA \leq +70^{\circ}$ C for commercial								
	Ope	rating volt	age VDD range as described in DC spec Section 15.1 and Section 1								
Param No.	Characteristic		Symbol	Min	Тур†	Max	Units	Conditions			
D400	Output Voltage		VRL	2.0	2.048	2.1	V	VDD ≥ 2.5V)			
			VRH	4.0	4.096	4.2	V	VDØ ≥ 4.5V			
D401A	VRL Quiescent Supply C	urrent	$\Delta IV$ RL	_	70	TBD	μΑ	No load on VRL.			
D401B	VRH Quiescent Supply (	Current	$\Delta IVRH$	_	70	TBD	μA	No load on VRH.			
D402	Ouput Voltage Drift		TCVout	_	15*	50*	ppm/°C/	Note 1			
D404	External Load Source		IVREFSO	_	_	,5* (	/mA				
D405	External Load Sink		IVREFSI	_	_	-5*	\mA				
D406	Load Regulation			_	<u> </u>	†BD/₹		Isource = 0 mA to			
			$\Delta V$ OUT/				mV/mA	5 mA			
			$\Delta$ IOUT	. —	11 /	TBD≱	VIIIA	Isink = 0 mA to			

These parameters are characterized but not tested.

Note 1: Production tested at TAMB = 25 °C. Specifications over temp limits guaranteed by characterization.

Δ/Ουτ/

∆VDD

5 mA

 $\mu V/V$ 

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 15-1: LOW-VOLTAGE DETECT CHARACTERISTICS




TABLE 15-3 ELECTRICAL CHARACTER STICS: LVD

Standard Operating €onditions (unless otherwise stated)  DC CHARACTERISTICS  Operating temperature -40°C ≤ TA ≤ +85°C for industrial and 0°C ≤ TA ≤ +70°C for commercial operating voltage VDD range as described in DC spec Section 15.1 and Section  Param No. Characteristic Symbol Min Typ† Max Units Conditions  D420 LVD Voltage LVV = 0100 2.5 2.58 2.66 V	15.2.
O°C ≤ TA ≤ +70°C for commercial Operating voltage VDD range as described in DC spec Section 15.1 and Section Param No Characteristic Symbol Min Typ† Max Units Conditions  D420 LVD Voltage LVV = 0100 2.5 2.58 2.66 V	15.2.
O°C ≤ IA ≤ +70°C for commercial Operating voltage VDD range as described in DC spec Section 15.1 and Section  Param No.  Characteristic Symbol Min Typ† Max Units Conditions  D420 LVD Voltage LVV = 0100 2.5 2.58 2.66 V	15.2.
Param No. Characteristic Symbol Min Typ† Max Units Conditions  D420 LVD Voltage LVV = 0100 2.5 2.58 2.66 V	15.2.
No.         Characteristic         Symbol         Min         Typ†         Max         Units         Conditions           D420         LVD Voltage         LVV = 0100         2.5         2.58         2.66         V	
No.         Characteristic         Symbol         Min         Typ†         Max         Units         Conditions           D420         LVD Voltage         LVV = 0100         2.5         2.58         2.66         V	
D420 LVD Voltage LVV = 0100 2.5 2.58 2.66 V	
D420 LVD Voltage	
LVV = 0101   2.7   2.78   2.86   V	
LVV = 0110   2.8   2.89   2.98   V	
LVV = 0111 3.0 3.1 3.2 V	
LVV = 1000 3.3 3.41 3.52 V	
LVV = 1001 3.5 3.61 3.72 V	
LVV = 1010 3.6 3.72 3.84 V	
LVV = 1011 3.8 3.92 4.04 V	
LVV = 1100 4.0 4.13 4.26 V	
LVV = 1101 4.2 4.33 4.46 V	
LVV = 1110 4.5 4.64 4.78 V	
D421   Supply Current   ΔILVD   -   10   20   μA	
D422* LVD Voltage Drift Temperature TCVouT — 15 50 ppm/°C	
coefficient	
D423* LVD Voltage Drift with respect to ΔVLVD/ — — 50 μV/V	
VDD Regulation ΔVDD	
D424* Low-voltage Detect Hysteresis VLHYS TBD — 100 mV	

<sup>\*</sup> These parameters are characterized but not tested.

Note 1: Production tested at Tamb = 25°C. Specifications over temp limits ensured by characterization.

FIGURE 15-2: BROWN-OUT RESET CHARACTERISTICS




TABLE 15-4 ELECTRICAL CHARACTERISTICS: BOR

				/	1 / -						
	Standard Opera	ating Condit	ions (ur	less oth	erwise	stated)					
	Operating temper	erature									
DC CHAR	ACTERISTICS	Q°C ≤ TA ≤\+70°C for commercial									
	Operating voltage	e Vob range	as desc	ribed in I	DC spec	Section 1	5.1 and				
	Section 15.2				·						
Param No.	Characteristic	Symbol	Min	Тур	Max	Units	Conditions				
D005	BOR Voltage BORV1:0 = 11		2.5	2.58	2.66						
	BQRV1:0 = 10~	VBOR	2.7	2.78	2.86	V					
	BORV1:0 = 01	VBOR	4.2	4.33	4.46	<b>'</b>					
	BOBV1:0 = 00		4.5	4.64	4.78						
D006*	BOR Voltage Drift Temperature coef-	TCVout	_	15	50	ppm/°C					
	ficient										
D006A*	BOR Voltage Drift with respect to	ΔVBOR/	_	_	50	μV/V					
	Von Regulation	$\Delta V$ DD									
D007	Brown-out Hysteresis	VBHYS	TBD	_	100	mV					
D022A	Supply Current	Δlbor	_	10	20	μΑ					


<sup>\*</sup> These parameters are characterized but not tested.

Note 1: Production tested at TAMB = 25°C. Specifications over temp limits ensured by characterization.


## 15.5 AC Characteristics: PIC16C77X (Commercial, Industrial)

#### 15.5.1 TIMING PARAMETER SYMBOLOGY

The timing parameter symbols have been created following one of the following formats:



## FIGURE 15-3: LOAD CONDITIONS



#### 15.5.2 TIMING DIAGRAMS AND SPECIFICATIONS

#### FIGURE 15-4: EXTERNAL CLOCK TIMING




TABLE 15-5 EXTERNAL CLOCK TIMING REQUIREMENTS


Parameter No.	Sym	Characteristic	Min	Typt	Max	Units	Conditions
110.	F	<u> </u>	DC	$\rightarrow \rightarrow$	4	MIL	VT I DO I
	Fosc	External CLKIN Frequency	/	$\setminus \uparrow \checkmark$	4	MHz	XT and RC osc mode
		(Note 1)	DC	$\nearrow$	4	MHz	HS osc mode (-04)
			DC	_	20	MHz	HS osc mode (-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC		4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5	_	200	kHz	LP osc mode
1 /	Tosc	External CLKIN Period	250	_	_	ns	XT and RC osc mode
\	, \	(Note 1)	250	_	_	ns	HS osc mode (-04)
	/	$\searrow$	50	_	_	ns	HS osc mode (-20)
\	/ \		5	_	_	μS	LP osc mode
\ \		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (-04)
			50	_	250	ns	HS osc mode (-20)
			5	_	_	μS	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	200	Tcy	DC	ns	Tcy = 4/Fosc
3*	TosL,	External Clock in (OSC1) High or	100	_	_	ns	XT oscillator
	TosH	Low Time	2.5	_	_	μS	LP oscillator
			15	_	_	ns	HS oscillator
4*	TosR,	External Clock in (OSC1) Rise or	_	_	25	ns	XT oscillator
	TosF	Fall Time	_	_	50	ns	LP oscillator
			_	_	15	ns	HS oscillator

<sup>\*</sup> These parameters are characterized but not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested

FIGURE 15-5: CLKOUT AND I/O TIMING



## TABLE 15-6 CLKOUT AND I/O TIMING REQUIREMENTS

	1	1	+	$\sim \sim$				
Parameter No.	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
10*	TosH2ckL	OSC1T to CLKQUT		_	75	200	ns	Note 1
11*	TosH2ckH	OSC1T to CLKOUT?		_	75	200	ns	Note 1
12*	TckR	OLKOUT rise time		_	35	100	ns	Note 1
13*	7ckF	CLKOUT fall time		_	35	100	ns	Note 1
14*	Tck42ioV	CLKOUT Ato Port out valid	t	_	_	0.5Tcy + 20	ns	Note 1
15*	TioV2ckH>	Port in valid before CLKOL	IT ↑	0.25Tcy + 25	_	_	ns	Note 1
16*	TckH2iol	Port in hold after CLKOUT	<b>↑</b>	0	_	_	ns	Note 1
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out valid		_	50	150	ns	
18*	TosH2ioI	OSC1↑ (Q2 cycle) to	PIC16 <b>C</b> 77X	100	_	_	ns	
		Port input invalid (I/O in hold time)	PIC16 <b>LC</b> 77X	200	_	_	ns	
19*	TioV2osH	Port input valid to OSC11 (	I/O in setup time)	0	_	_	ns	
20*	TioR	Port output rise time	PIC16 <b>C</b> 77X	_	10	25	ns	
			PIC16 <b>LC</b> 77X	_	_	60	ns	
21*	TioF	Port output fall time	PIC16 <b>C</b> 77X	_	10	25	ns	
			PIC16 <b>LC</b> 77X	_	_	60	ns	
22††*	Tinp	INT pin high or low time		Tcy	_	_	ns	
23††*	Trbp	RB7:RB4 change INT high	or low time	Tcy	_	_	ns	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>††</sup> These parameters are asynchronous events not related to any internal clock edges.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

FIGURE 15-6: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 15-7: BROWN-OUT RESET TIMING





TABLE 15-7 RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30*	TmcL	MCLR Pulse Width (low)	100		-	ns	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, $-40$ °C to $+85$ °C
32*	Tost	Oscillation Start-up Timer Period		1024Tosc	_	_	Tosc = OSC1 period
33*	Tpwrt	Power up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +85°C
34*	Tıoz	I/O Hi-impedance from MCLR Low or Watchdog Timer Reset	_	_	100	ns	
35*	TBOR	Brown-out Reset pulse width	100		_	μS	VDD ≤ VBOR (D005)

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

## FIGURE 15-8: BANDGAP START-UP TIME



#### **TABLE 15-8 BANDGAP START-UP TIME**

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Ur	nits	\ \ \(	Condition	\$
36*	TBGAP	Bandgap start-up time	_	30	TBD	1		Defined a the instan is enabled that the ba voltage is	t that the I I and the r andgap re	bandgap noment

These parameters are characterized but not tested

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### TABLE 15-9 A/D CONVERTER CHARACTERISTICS:

Param No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
A01	NR	Resolution	_	_	12 bits	bit	Min. resolution for A/D is 1 mV,  VREF+ = AVDD = 4.096V,  VREF- = AVS8 = 0V,  VREF- \$\forall AIN \infty \text{REF+}
A03	EIL	Integral error	_	_	+/-2 LSb	-	VREF+ = AVDD = 4.096V, VREF- > AVSS = 0V, VREF- < VAIN < VREF+
A04	EDL	Differential error	_	-	+2 LSb -1 LSb	(-(	No missing codes to 12 tots VREF+ = AVDD = 4.896V, VREF- = AVSS = OV, VREF- < VAN < VREF+
A06	EOFF	Offset error	_		less than ±2 LSb	7 -	VREF∓ = AVDD = 4.096V, VREF- = AVSS = 0V, VREF- ≤ VAIN ≤ VREF+
A07	Egn	Gain Error			+/- 2LSb	LSb	$\begin{split} & \text{VREF+} = \text{AVDD} = 4.096\text{V}, \\ & \text{VREF-} = \text{AVSS} = 0\text{V}, \\ & \text{VREF-} \leq \text{VAIN} \leq \text{VREF+} \end{split}$
A10	_	Monotonicity	\-\	guaranteed <sup>(3)</sup>	_	_	AVSS ≤ VAIN ≤ VREF+
A20	VREF	Reference voltage (VREF+ VREF-)	4.096		VDD +0.3V	V	Absolute minimum electrical spec to ensure 12-bit accuracy.
A21	VREF+	Reference V Nigh (AVDD or VREF+)	VREF	_	AVDD	V	Min. resolution for A/D is 1 mV
A22	VREF-	Reference V Low (Avss or VAEF-)	AVss	_	VREF+	V	Min. resolution for A/D is 1 mV
A25	\VAIN-	Analog input voltage	VREFL	_	VREFH	٧	
A30	ZAIN	Recommended impedance of analog voltage source	_	_	2.5	kΩ	
A50	REF	VREF input current (Note 2)	_	_	10	μА	During VAIN acquisition.  Based on differential of VHOLD to VAIN.  To charge CHOLD see Section 11.0.  During A/D conversion cycle.

<sup>\*</sup> These parameters are characterized but not tested.


<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power down current spec includes any such leakage from the A/D module.

<sup>2:</sup> VREF current is from External VREF+, OR VREF-, or AVSS, or AVDD pin, whichever is selected as reference input.

<sup>3:</sup> The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

FIGURE 15-9: A/D CONVERSION TIMING (NORMAL MODE)



## TABLE 15-10 A/D CONVERSION REQUIREMENTS

	_	1	<del>\\ \</del>			T	
Parameter No.	Sym	Characteristic	Min	₹qq <b>7</b>	Max	Units	Conditions
130*	TAD	A/D clock period	1.6	_	_	μS	Tosc based, VREF ≥ 2.5V
			3.0	_	_	μS	Tosc based, VREF full range
130*	TAD	A/D Internal RC oscillator period	3.0	6.0	9.0	μS	ADCS1:ADCS0 = 11 (RC mode) At VDD = 2.5V
			2.0	4.0	6.0	μS	At VDD = 5.0V
131*	TCNY	Conversion time (not including acquisition time) (Note 1)	_	13TAD	_	TAD	Set GO bit to new data in A/D result register
132*	TACQ	Acquisition Time	Note 2	11.5	_	μS	
			5*	_	_	μѕ	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1LSb (i.e 1mV @ 4.096V) from the last sampled voltage (as stated on CHOLD).
134*	Tgo	Q4 to A/D clock start	_	Tosc/2	_	_	If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.


These parameters are characterized but not tested.

Note 1: ADRES register may be read on the following TcY cycle.

2: See Section 11.6 for minimum conditions.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.





## TABLE 15-11 A/D CONVERSION REQUIREMENTS

Parameter	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.				-761			
130	TAD	A/D clock period	1.6	_	_	μS	VREF ≥ 2.5V
\			TBD	_	_	μS	VREF full range
130*	TAD	A/D Internal RC					ADCS1:ADCS0 = 11 (RC mode)
		oscillator period	3.0	6.0	9.0	μS	At VDD = 3.0V
			2.0	4.0	6.0	μS	At VDD = 5.0V
131*	TCNV	Conversion time (not including acquisition time)(Note 1)	_	13TAD	_	_	
132*	TACQ	Acquisition Time	Note 2	11.5		μS	
			5*	_	l	μѕ	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1LSb (i.e 1mV @ 4.096V) from the last sampled voltage (as stated on CHOLD).
134*	TGO	Q4 to A/D clock start	_	Tosc/2 + Tcy	_	_	If the A/D clock source is selected as RC, a time of Tcy is added before the A/D clock starts. This allows the SLEEP instruction to be executed.

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested

Note 1: ADRES register may be read on the following Tcy cycle.

<sup>2:</sup> See Section 11.6 for minimum conditions.

FIGURE 15-11: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 15-12 TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	Characteristic			$\geq$	Min	Тур†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse ∜	Vidth	No Prescale	ŕ	0.5Tcy + 20	_	_	ns	Must also meet
			////	With Presca		10	_	_	ns	parameter 42
41*	TtOL	TOCKI Low Pulse W	riðth /	No Prescale		0.5Tcy + 20	_	_	ns	Must also meet
				With Presca		10	_	_	ns	parameter 42
42*	Tt0P	T0CK\ Period	1 1	No Prescale	••	Tcy + 40	_	_	ns	
		\ \	)	With Presca	aler		_	_	ns	N = prescale value
	~	$\setminus$	′ /			20 or TCY + 40				(2, 4,, 256)
454	1	74 0141 17: 1 7:	/	<u></u>		N				
45*	Tt1H\	TICKI High Time	Synchronous, P			0.5Tcy + 20	_	_	ns	Must also meet
	\ \ \		Synchronous, Prescaler =	PIC16 <b>C</b> 77X		15	_	_	ns	parameter 47
	\ [		2,4,8	PIC16 <b>LC</b> 77	X	25	_	_	ns	
			Asynchronous	PIC16 <b>C</b> 77X		30	_	_	ns	
				PIC16 <b>LC</b> 777	Χ	50	_	_	ns	
46*	Tt1L	T1CKI Low Time	Synchronous, P			0.5TCY + 20	_	_	ns	Must also meet
			Synchronous,	PIC16 <b>C</b> 77X		15	_	_	ns	parameter 47
			Prescaler = 2,4,8	PIC16 <b>LC</b> 777	X	25	_	_	ns	
			Asynchronous	PIC16 <b>C</b> 77X		30	_	_	ns	
				PIC16 <b>LC</b> 777	X	50	_	_	ns	
47*	Tt1P	T1CKI input period	Synchronous	PIC16 <b>C</b> 77X		Greater of: 30 OR TCY + 40 N	_	_	ns	N = prescale value (1, 2, 4, 8)
				PIC16 <b>LC</b> 77		Greater of: 50 OR TCY + 40 N			ns	N = prescale value (1, 2, 4, 8)
			Asynchronous	PIC16 <b>C</b> 77X		60	_	_	ns	
				PIC16 <b>LC</b> 772	X	100	_	_	ns	
	Ft1	Timer1 oscillator inp				DC	_	50	kHz	
			scillator enabled by setting bit T10							
48	TCKEZtmr1	Delay from external	clock edge to tin	ner incremen	t	2Tosc	_	7Tosc	_	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

## FIGURE 15-12: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 15-13 CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Parameter No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions
50*	TcçL	CCP1 and CCP2	No Prescaler		0.5Tcy + 20	_		ns	
		input low time		PIC16 <b>C</b> 77X	10	_	_	ns	
		$\setminus \setminus \setminus \setminus$	With Prescaler	PIC16 <b>LC</b> 77X	20	_	_	ns	
5 *	ТссН	CCP1 and CCP2	No Prescaler		0.5Tcy + 20	_	_	ns	
\\.	> `	input high time		PIC16 <b>C</b> 77X	10	_	_	ns	
	/		With Prescaler	PIC16 <b>LC</b> 77X	20	_	_	ns	
52*	TccP	CCP1 and CCP2 in	nput period		3Tcy + 40 N	_	1	ns	N = prescale value (1,4 or 16)
53*	TccR	CCP1 and CCP2 of	utput fall time	PIC16 <b>C</b> 77X		10	25	ns	
				PIC16 <b>LC</b> 77X	_	25	45	ns	
54*	TccF	CCP1 and CCP2 of	output fall time	PIC16 <b>C</b> 77X	_	10	25	ns	
				PIC16 <b>LC</b> 77X	_	25	45	ns	

These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 15-13: PARALLEL SLAVE PORT TIMING (PIC16C774)





TABLE 15-14 PARALLEL SLAVE PORT REQUIREMENTS (PIC16C774)

Parameter No.	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
62*	TdtV2wrH	Data in valid before WR↑ or CS↑ (setup tir	ne)	20 25	_	_	ns ns	Extended Temperature Range Only
63*	TwrH2dtl	WR↑ or CS↑ to data-in invalid (hold time)	PIC16 <b>C</b> 774	20	_	_	ns	
			PIC16 <b>LC</b> 774	35	_	_	ns	
64*	TralzatV	RD↓ and CS↓ to data–out valid		_	_	80 90	ns ns	Extended Temperature Range Only
65*	TrdH2dtl	RD↑ or CS↓ to data–out invalid		10	_	30	ns	

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### FIGURE 15-14: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




## TABLE 15-15 USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param No.	Sym	Characteristic		Min	Typt	Max	Units	Conditions
120*	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	PIC16 <b>C</b> 7774/773	_	_	80	ns	
		Clock high to data out valid	PIC16LC774/773	_	_	100	ns	
121*	Tckrf	Clock out rise time and fall time	PIC16 <b>C</b> 774/773	_	_	45	ns	
		(Master Mode)	PIC16 <b>LC</b> 774/773	_	_	50	ns	
122*	Tdtrf	Data out rise time and fall time	PIC16 <b>C</b> 774/773	_	_	45	ns	
			PIC16 <b>LC</b> 774/773	_	_	50	ns	

<sup>\*</sup> These parameters are characterized but not tested.

## FIGURE 15-15: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



#### TABLE 15-16 USART SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
125*	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data setup before CK ↓ (DT setup time)	15	-	_	ns	
126*	TckL2dtl	Data hold after CK ↓ (DT hold time)	15		_	ns	

These parameters are characterized but not tested.

<sup>†:</sup> Data in "Typ" column is at \$V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

<sup>†:</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

## **PIC16C77X**

NOTES:

### 16.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES

The graphs and tables provided in this section are for **design guidance** and are **not tested**.

In some graphs or tables, the data presented are **outside specified operating range** (i.e., outside specified VDD range). This is for **information only** and devices are guaranteed to operate properly only within the specified range.

The data presented in this section is a **statistical summary** of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at  $25^{\circ}$ C. 'Max' or 'min' represents (mean +  $3\sigma$ ) or (mean -  $3\sigma$ ) respectively, where  $\sigma$  is standard deviation, over the whole temperature range.

Graphs and Tables not available at this time.

## **PIC16C77X**

NOTES:

## 17.0 PACKAGING INFORMATION

#### 17.1 Package Marking Information

### 28-Lead PDIP (Skinny DIP)



#### 28-Lead CERDIP Windowed



#### 28-Lead SOIC



#### 28-Lead SSOP



#### Example



#### Example



#### Example



#### Example



Legen	d: MMM	Microchip part number information
	XXX	Customer specific information*
	AA	Year code (last 2 digits of calendar year)
	BB	Week code (week of January 1 is week '01')
	С	Facility code of the plant at which wafer is manufactured
		O = Outside Vendor
		C = 5" Line
		S = 6" Line
		H = 8" Line
	D	Mask revision number
	E	Assembly code of the plant or country of origin in which
		part was assembled
Note:	In the eve	nt the full Microchip part number cannot be marked on one line, it will
	be carried	d over to the next line thus limiting the number of available characters

\* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask rev#, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

for customer specific information.

### Package Marking Information (Cont'd)

#### 40-Lead PDIP



#### 40-Lead CERDIP Windowed




## 44-Lead TQFP



## 44-Lead MQFP




#### 44-Lead PLCC



#### Example



#### Example



### Example



#### Example




#### Example



## 17.2 K04-070 28-Lead Skinny Plastic Dual In-line (SP) – 300 mil

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			INCHES*		М	ILLIMETERS	3
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.300			7.62	
Number of Pins	n		28			28	
Pitch	р		0.100			2.54	
Lower Lead Width	В	0.016	0.019	0.022	0.41	0.48	0.56
Upper Lead Width	B1 <sup>†</sup>	0.040	0.053	0.065	1.02	1.33	1.65
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.008	0.010	0.012	0.20	0.25	0.30
Top to Seating Plane	Α	0.140	0.150	0.160	3.56	3.81	4.06
Top of Lead to Seating Plane	A1	0.070	0.090	0.110	1.78	2.29	2.79
Base to Seating Plane	A2	0.015	0.020	0.025	0.38	0.51	0.64
Tip to Seating Plane	L	0.125	0.130	0.135	3.18	3.30	3.43
Package Length	D <sup>‡</sup>	1.345	1.365	1.385	34.16	34.67	35.18
Molded Package Width	E <sup>‡</sup>	0.280	0.288	0.295	7.11	7.30	7.49
Radius to Radius Width	E1	0.270	0.283	0.295	6.86	7.18	7.49
Overall Row Spacing	eB	0.320	0.350	0.380	8.13	8.89	9.65
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


<sup>\*</sup> Controlling Parameter.

<sup>&</sup>lt;sup>†</sup> Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

<sup>&</sup>lt;sup>‡</sup> Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

#### 17.3 K04-080 28-Lead Ceramic Dual In-line with Window (JW) - 300 mil

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



<sup>\*</sup> Controlling Parameter.

W2

0.290

Window Length

0.300

0.310


0.29

0.3

0.31

## 17.4 K04-052 28-Lead Plastic Small Outline (SO) - Wide, 300 mil

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		INCHES*			MILLIMETERS		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.050			1.27	
Number of Pins	n		28			28	
Overall Pack. Height	Α	0.093	0.099	0.104	2.36	2.50	2.64
Shoulder Height	A1	0.048	0.058	0.068	1.22	1.47	1.73
Standoff	A2	0.004	0.008	0.011	0.10	0.19	0.28
Molded Package Length	D <sup>‡</sup>	0.700	0.706	0.712	17.78	17.93	18.08
Molded Package Width	E <sup>‡</sup>	0.292	0.296	0.299	7.42	7.51	7.59
Outside Dimension	E1	0.394	0.407	0.419	10.01	10.33	10.64
Chamfer Distance	X	0.010	0.020	0.029	0.25	0.50	0.74
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.011	0.016	0.021	0.28	0.41	0.53
Foot Angle	ф	0	4	8	0	4	8
Radius Centerline	L1	0.010	0.015	0.020	0.25	0.38	0.51
Lead Thickness	С	0.009	0.011	0.012	0.23	0.27	0.30
Lower Lead Width	Β <sup>†</sup>	0.014	0.017	0.019	0.36	0.42	0.48
Mold Draft Angle Top	α	0	12	15	0	12	15
Mold Draft Angle Bottom	β	0	12	15	0	12	15


<sup>\*</sup> Controlling Parameter.

<sup>&</sup>lt;sup>†</sup> Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

<sup>&</sup>lt;sup>‡</sup> Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

## 17.5 K04-073 28-Lead Plastic Shrink Small Outline (SS) - 5.30 mm

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		INCHES			MILLIMETERS*		
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.026			0.65	
Number of Pins	n		28			28	
Overall Pack. Height	Α	0.068	0.073	0.078	1.73	1.86	1.99
Shoulder Height	A1	0.026	0.036	0.046	0.66	0.91	1.17
Standoff	A2	0.002	0.005	0.008	0.05	0.13	0.21
Molded Package Length	D <sup>‡</sup>	0.396	0.402	0.407	10.07	10.20	10.33
Molded Package Width	E <sup>‡</sup>	0.205	0.208	0.212	5.20	5.29	5.38
Outside Dimension	E1	0.301	0.306	0.311	7.65	7.78	7.90
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.005	0.010	0.13	0.13	0.25
Foot Length	L	0.015	0.020	0.025	0.38	0.51	0.64
Foot Angle	ф	0	4	8	0	4	8
Radius Centerline	L1	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.005	0.007	0.009	0.13	0.18	0.22
Lower Lead Width	Β <sup>†</sup>	0.010	0.012	0.015	0.25	0.32	0.38
Mold Draft Angle Top	α	0	5	10	0	5	10
Mold Draft Angle Bottom	β	0	5	10	0	5	10


<sup>\*</sup> Controlling Parameter.

<sup>&</sup>lt;sup>†</sup> Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

<sup>&</sup>lt;sup>‡</sup> Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

### 17.6 K04-016 40-Lead Plastic Dual In-line (P) - 600 mil

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			INCHES*		М	ILLIMETER	3
Dimension Limits		MIN	MON	MAX	MIN	MOM	MAX
PCB Row Spacing			0.600			15.24	
Number of Pins	n		40			40	
Pitch	p		0.100			2.54	
Lower Lead Width	В	0.016	0.018	0.020	0.41	0.46	0.51
Upper Lead Width	B1 <sup>†</sup>	0.045	0.050	0.055	1.14	1.27	1.40
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.009	0.010	0.011	0.23	0.25	0.28
Top to Seating Plane	Α	0.110	0.160	0.160	2.79	4.06	4.06
Top of Lead to Seating Plane	A1	0.073	0.093	0.113	1.85	2.36	2.87
Base to Seating Plane	A2	0.020	0.020	0.040	0.51	0.51	1.02
Tip to Seating Plane	L	0.125	0.130	0.135	3.18	3.30	3.43
Package Length	D <sup>‡</sup>	2.013	2.018	2.023	51.13	51.26	51.38
Molded Package Width	E <sup>‡</sup>	0.530	0.535	0.540	13.46	13.59	13.72
Radius to Radius Width	E1	0.545	0.565	0.585	13.84	14.35	14.86
Overall Row Spacing	eB	0.630	0.610	0.670	16.00	15.49	17.02
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	10	15	5	10	15


<sup>\*</sup> Controlling Parameter.

<sup>&</sup>lt;sup>†</sup> Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

<sup>&</sup>lt;sup>‡</sup> Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E."

#### 17.7 K04-014 40-Lead Ceramic Dual In-line with Window (JW) - 600 mil

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Units			INCHES*		N	IILLIMETER	S
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
PCB Row Spacing			0.600			15.24	
Number of Pins	n		40			40	
Pitch	р	0.098	0.100	0.102	2.49	2.54	2.59
Lower Lead Width	В	0.016	0.020	0.023	0.41	0.50	0.58
Upper Lead Width	B1	0.050	0.053	0.055	1.27	1.33	1.40
Shoulder Radius	R	0.000	0.005	0.010	0.00	0.13	0.25
Lead Thickness	С	0.008	0.011	0.014	0.20	0.28	0.36
Top to Seating Plane	Α	0.190	0.205	0.220	4.83	5.21	5.59
Top of Lead to Seating Plane	A1	0.117	0.135	0.153	2.97	3.43	3.89
Base to Seating Plane	A2	0.030	0.045	0.060	0.00	1.14	1.52
Tip to Seating Plane	L	0.135	0.140	0.145	3.43	3.56	3.68
Package Length	D	2.040	2.050	2.060	51.82	52.07	52.32
Package Width	E	0.514	0.520	0.526	13.06	13.21	13.36
Radius to Radius Width	E1	0.560	0.580	0.600	14.22	14.73	15.24
Overall Row Spacing	eB	0.610	0.660	0.710	15.49	16.76	18.03
Window Diameter	W	0.340	0.350	0.360	8.64	8.89	9.14

Controlling Parameter.

### 17.8 K04-076 44-Lead Plastic Thin Quad Flatpack (PT) 10x10x1 mm Body, 1.0/0.1 mm Lead Form

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			INCHES		М	ILLIMETERS	*
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.031			0.80	
Number of Pins	n		44			44	
Pins along Width	n1		11			11	
Overall Pack. Height	Α	0.039	0.043	0.047	1.00	1.10	1.20
Shoulder Height	A1	0.015	0.025	0.035	0.38	0.64	0.89
Standoff	A2	0.002	0.004	0.006	0.05	0.10	0.15
Shoulder Radius	R1	0.003	0.003	0.010	0.08	0.08	0.25
Gull Wing Radius	R2	0.003	0.006	0.008	0.08	0.14	0.20
Foot Length	L	0.005	0.010	0.015	0.13	0.25	0.38
Foot Angle	ф	0	3.5	7	0	3.5	7
Radius Centerline	L1	0.003	0.008	0.013	0.08	0.20	0.33
Lead Thickness	С	0.004	0.006	0.008	0.09	0.15	0.20
Lower Lead Width	Β <sup>†</sup>	0.012	0.015	0.018	0.30	0.38	0.45
Outside Tip Length	D1	0.463	0.472	0.482	11.75	12.00	12.25
Outside Tip Width	E1	0.463	0.472	0.482	11.75	12.00	12.25
Molded Pack. Length	D <sup>‡</sup>	0.390	0.394	0.398	9.90	10.00	10.10
Molded Pack. Width	E‡	0.390	0.394	0.398	9.90	10.00	10.10
Pin 1 Corner Chamfer	Χ	0.025	0.035	0.045	0.64	0.89	1.14
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	12	15	5	12	15

<sup>\*</sup> Controlling Parameter.


Note:

<sup>&</sup>lt;sup>†</sup> Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E." JEDEC equivalent:MS-026 ACB

### 17.9 K04-071 44-Lead Plastic Quad Flatpack (PQ) 10x10x2 mm Body, 1.6/0.15 mm Lead Form

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			INCHES		MI	LLIMETERS	*
Dimension Limits		MIN	NOM	MAX	MIN	NOM	MAX
Pitch	р		0.031			0.80	
Number of Pins	n		44			44	
Pins along Width	n1		11			11	
Overall Pack. Height	Α	0.079	0.086	0.093	2.00	2.18	2.35
Shoulder Height	A1	0.032	0.044	0.056	0.81	1.11	1.41
Standoff	A2	0.002	0.006	0.010	0.05	0.15	0.25
Shoulder Radius	R1	0.005	0.005	0.010	0.13	0.13	0.25
Gull Wing Radius	R2	0.005	0.012	0.015	0.13	0.30	0.38
Foot Length	L	0.015	0.020	0.025	0.38	0.51	0.64
Foot Angle	ф	0	3.5	7	0	3.5	7
Radius Centerline	L1	0.011	0.016	0.021	0.28	0.41	0.53
Lead Thickness	С	0.005	0.007	0.009	0.13	0.18	0.23
Lower Lead Width	Β <sup>†</sup>	0.012	0.015	0.018	0.30	0.37	0.45
Outside Tip Length	D1	0.510	0.520	0.530	12.95	13.20	13.45
Outside Tip Width	E1	0.510	0.520	0.530	12.95	13.20	13.45
Molded Pack. Length	D <sup>‡</sup>	0.390	0.394	0.398	9.90	10.00	10.10
Molded Pack. Width	E <sup>‡</sup>	0.390	0.394	0.398	9.90	10.00	10.10
Pin 1 Corner Chamfer	Χ	0.025	0.035	0.045	0.635	0.89	1.143
Mold Draft Angle Top	α	5	10	15	5	10	15
Mold Draft Angle Bottom	β	5	12	15	5	12	15


Controlling Parameter.

<sup>&</sup>lt;sup>†</sup> Dimension "B" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B."

<sup>&</sup>lt;sup>‡</sup> Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E." JEDEC equivalent:MS-022 AB

### 17.10 K04-048 44-Lead Plastic Leaded Chip Carrier (L) - Square

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



<sup>\*</sup> Controlling Parameter.

Mold Draft Angle Bottom

5

10

0

5

0

10

<sup>&</sup>lt;sup>†</sup> Dimension "B1" does not include dam-bar protrusions. Dam-bar protrusions shall not exceed 0.003" (0.076 mm) per side or 0.006" (0.152 mm) more than dimension "B1."

Dimensions "D" and "E" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010" (0.254 mm) per side or 0.020" (0.508 mm) more than dimensions "D" or "E." JEDEC equivalent:MO-047 AC

NOTES:

### **APPENDIX A: REVISION HISTORY**

Version	Date	Revision Description
А	1999	This is a new data sheet. However, the devices described in this data sheet are the upgrades to the devices found in the <i>PIC16C7X Data Sheet</i> , DS30390E.
В	2013	Added a note to each package drawing.

### APPENDIX B: DEVICE DIFFERENCES

The differences between the devices in this data sheet are listed in Table B-1.

### TABLE B-1: DEVICE DIFFERENCES

Difference	PIC16C773	PIC16C774
A/D	6 channels, 12 bits	10 channels, 12 bits
Parallel Slave Port	no	yes
Packages	28-pin PDIP, 28-pin windowed CERDIP, 28-pin SOIC, 28-pin SSOP	40-pin PDIP, 40-pin windowed CERDIP, 44-pin TQFP, 44-pin MQFP, 44-pin PLCC

### **APPENDIX C: CONVERSION CONSIDERATIONS**

Considerations for converting from previous versions of devices to the ones listed in this data sheet are listed in the following:

#### PIC16C774 vs. PIC16C74A

RA2 Added VREF- and VRL

RA3 Added VREF+ and VRH

RA5 Removed SS
 Pin 11 AVDD vs. VDD
 Pin 12 AVSS vs. VSS

RB1 Added SS. SS is now ST vs. TTL

RB2 Added AN8

RB3 Added AN9 and LVDIN

#### PIC16C773 vs. PIC16C73A

RA2 Added VREF- and VRL

RA3 Added VREF+ and VRH

• Pin 7 AVDD vs. removed RA5/SS/AN4

• Pin 8 AVss vs. Vss

RB1 Added SS, SS is now ST vs. TTL

RB2 Added AN8

RB3 Added AN9 and LVDIN

### **Program Memory Differences**

none

### **Data Memory Differences**

- Data memory size has increased to 256 from 192 by adding bank 2.
- Bank 1 locations 0xF0 0xFF are now common RAM locations across banks 0-3.

### **Peripheral Differences**

- 1. 12-bit A/D replaces 8-bit A/D.
- Master Synchronous Serial Port replace Synchronous Serial Port.
- 3. USART adds 9-bit address mode to module.
- 4. Bandgap Voltage Reference added.
- 5. Low-voltage Detect Module added.
- 6. Selectable Brown-out Reset voltages added.

NOTES:

INDEX	С	
A	Capture (CCP Module)	48
	Block Diagram	48
A/D117	CCP Pin Configuration	
A/D Converter Enable (ADIE Bit)	CCPR1H:CCPR1L Registers	48
A/D Converter Flag (ADIF Bit)	Changing Between Capture Prescalers	
ADCON1 Register	Software Interrupt	
ADDES Register	Timer1 Mode Selection	
ADRES Register117 Analog Port Pins7, 8, 9, 36, 37	Capture/Compare/PWM (CCP)	
Block Diagram	CCP1	
Configuring Analog Port119	CCP1CON Register	
Conversion time	CCPR1H Register	
Conversions	CCPR1L Register	
converter characteristics	Enable (CCP1IE Bit)	
Faster Conversion - Lower Resolution Tradeoff 125	Flag (CCP1IF Bit)RC2/CCP1 Pin	
Internal Sampling Switch (Rss) Impedence	CCP2	, -
Operation During Sleep126	CCP2CON Register	
Sampling Requirements123	CCPR2H Register	
Sampling Time123	CCPR2L Register	
Source Impedance123	Enable (CCP2IE Bit)	
Special Event Trigger (CCP)49	Flag (CCP2IF Bit)	
A/D Conversion Clock121	RC1/T1OSI/CCP2 Pin	
ACK64	Interaction of Two CCP Modules	
Acknowledge Data bit, AKD56	Timer Resources	
Acknowledge Pulse64	CCP1CON	
Acknowledge Sequence Enable bit, AKE56	CCP1CON Register	
Acknowledge Status bit, AKS56	CCP1M3:CCP1M0 Bits	
ADCON0 Register117	CCP1X:CCP1Y Bits	47
ADCON1 Register117, 118	CCP2CON	15
ADRES	CCP2CON Register	47
ADRES Register	CCP2M3:CCP2M0 Bits	47
AKD56	CCP2X:CCP2Y Bits	47
AKE56	CCPR1H Register	13, 15
AKS	CCPR1L Register	
Application Note AN578, "Use of the SSP Module in the I2C Multi-Master Environment."63	CCPR2H Register	
Architecture	CCPR2L Register	
PIC16C63A/PIC16C73B Block Diagram5	CKE	
PIC16C65B/PIC16C74B Block Diagram6	CKP	
Assembler	Clock Polarity Select bit, CKP	55
MPASM Assembler147	Code Examples	
/ /	Loading the SSPBUF register	
В	Code Protection	
Banking, Data Memory11, 16	Compare (CCP Module)  Block Diagram	
Baud Rate Generator73	CCP Pin Configuration	
BF54, 64, 79, 82	CCPR1H:CCPR1L Registers	
Block Diagrams	Software Interrupt	
Baud Rate Generator73	Special Event Trigger	
I <sup>2</sup> C Master Mode71	Timer1 Mode Selection	
I <sup>2</sup> C Module63	Configuration Bits	
SSP (I <sup>2</sup> C Mode)	Conversion Considerations	
SSP (SPI Mode)57	_	
BOR. See Brown-out Reset	D	
BRG	D/A	54
Brown-out Reset (BOR)127, 131, 132, 133, 134	Data Memory	11
BOR Status (BOR Bit)	Bank Select (RP1:RP0 Bits)	
Buffer Full bit, BF	General Purpose Registers	
Bus Arbitration90	Register File Map	
Bus Collision	Special Function Registers	
Section	Data/Address bit, D/A	54
Bus Collision During a RESTART Condition	DC Characteristics	
Bus Collision During a Start Condition91	PIC16C73	
Bus Collision During a Stop Condition94	PIC16C74	
	Development Tools	
	Development Tools  Device Differences	
	Direct Addressing	107

E
Errata         4           External Power-on Reset Circuit         132
F
Firmware Instructions143
Flowcharts
Acknowledge         86           Master Receiver         83
Master Transmit
Restart Condition
Start Condition75
Stop Condition88
FSR Register
Fuzzy Logic Dev. System (ruzzy i ECH®-IVIP)147
G
GCE56
General Call Address Sequence
General Call Address Support
,
I
I/O Ports
1 <sup>2</sup> C
I <sup>2</sup> C Master Mode Receiver Flowchart
I <sup>2</sup> C Master Mode Restart Condition
I <sup>2</sup> C Mode Selection
I <sup>2</sup> C Module
Acknowledge Flowchart86
Acknowledge Sequence timing85 Addressing64
Baud Rate Generator
Block Diagram71
BRG Block Diagram73
BRG Reset due to SDA Collision92
BRG Timing
Bus Arbitration
Acknowledge90
Restart Condition93
Restart Condition Timing (Case1)93
Restart Condition Timing (Case2)
Start Condition91 Start Condition Timing91, 92
Stop Condition
Stop Condition Timing (Case1)94
Stop Condition Timing (Case2)94
Transmit Timing
Bus Collision timing
Clock Arbitration Timing (Master Transmit)89
Conditions to not give ACK Pulse64
General Call Address Support69
Master Mode
Master Mode 7-bit Reception timing84  Master Mode Operation72
Master Mode Operation
Master Mode Transmission79
Master Mode Transmit Sequence72
Master Transmit Flowchart80
Multi-Master Communication
Multi-master Mode         72           Operation         63
Repeat Start Condition timing76

Restart Condition Flowchart	
Slave Mode	
Slave Reception	65
Slave Transmission	65
SSPBUF	
Start Condition Flowchart	75
Stop Condition Flowchart	8
Stop Condition Receive or Transmit timing	
Stop Condition timing	
Waveforms for 7-bit Reception	65
Waveforms for 7-bit Transmission	
<sup>2</sup> C Module Address Register, SSPADD	
<sup>2</sup> C Slave Mode	
CEPIC Low-Cost PIC16CXXX In-Circuit Emulator	14
D Locations	127 141
n-Circuit Serial Programming (ICSP)	
NDF	
NDF Register	13 1/
ndirect Addressing	
FSR Register	
nstruction Format	
nstruction Set	1/1
Summary Table	1//
NTCON	
NTCONNTCON Register	15
GIE Bit	10
INTE Bit	10
INTF Bit	10
PEIE Bit	10
RBIE Bit	10
RBIF Bit	
TOIE Bit	
TOIF Bit	10
nter-Integrated Circuit (I <sup>2</sup> C)	10
nter-integrated circuit (i C)nter-integrated circuit (i C)	100
nterrupt Sources	107 10
Block Diagram	
Capture Complete (CCP)	131
Capture Complete (CCP)	48
Interrupt on Change (RB7:RB4)	
RB0/INT Pin, External	
TMR0 Overflow	
TMR1 Overflow	
TMR2 to PR2 Match	
TMR2 to PR2 Match (PWM)	45, 50
USART Receive/Transmit Complete	97
nterrupts, Context Saving During	138
nterrupts, Enable Bits	
A/D Converter Enable (ADIE Bit)	19
CCP1 Enable (CCP1IE Bit)	19, 48
CCP2 Enable (CCP2IE Bit)	21
Global Interrupt Enable (GIE Bit)	18, 137
Interrupt on Change (RB7:RB4) Enable	
(RBIE Bit)	
Peripheral Interrupt Enable (PEIE Bit)	18
PSP Read/Write Enable (PSPIE Bit)	19
RB0/INT Enable (INTE Bit)	18
SSP Enable (SSPIE Bit)	19
TMR0 Overflow Enable (T0IE Bit)	18
TMR1 Overflow Enable (TMR1IE Bit)	19
TMR2 to PR2 Match Enable (TMR2IE Bit)	19
USART Receive Enable (RCIE Bit)	19
USART Transmit Enable (TXIE Bit)	10

Interrupts, Flag Bits	PCON Register 23, 13	3
A/D Converter Flag (ADIF Bit)20	BOR Bit2	3
CCP1 Flag (CCP1IF Bit)20, 48, 49	POR Bit	3
CCP2 Flag (CCP2IF Bit)22	PICDEM-1 Low-Cost PICmicro Demo Board14	6
Interrupt on Change (RB7:RB4) Flag	PICDEM-2 Low-Cost PIC16CXX Demo Board 14	6
(RBIF Bit)18, 30, 138	PICDEM-3 Low-Cost PIC16CXXX Demo Board14	6
PSP Read/Write Flag (PSPIF Bit)20	PICSTART® Plus Entry Level Development System 14	5
RB0/INT Flag (INTF Bit)18	PIE1 Register1	9
SSP Flag (SSPIF Bit)	ADIE Bit19	9
TMR0 Overflow Flag (T0IF Bit)	CCP1IE Bit19	9
TMR1 Overflow Flag (TMR1IF Bit)20	PSPIE Bit 19	9
TMR2 to PR2 Match Flag (TMR2IF Bit)	RCIE Bit1	9
USART Receive Flag (RCIF Bit)20	SSPIE Bit1	
USART Transmit Flag (TXIE Bit)20	TMR1IE Bit1	
26.11.1 Hallollin 1 lag (17.12 21.)	TMR2IE Bit1	
K	TXIE Bit1	
KeeLog® Evaluation and Programming Tools148	PIE2 Register	
	CCP2IE Bit	
M	Pinout Descriptions	•
Master Clear (MCLR)	PIC16C63A/PIC16C73B	7
MCLR Reset, Normal Operation	PIC16C65B/PIC16C74B	
MCLR Reset, SLEEP		
Memory Organization	PIR1 Register	
Data Memory11	ADIF Bit	
	CCP1IF Bit	
Program Memory	PSPIF Bit	
MPLAB Integrated Development Environment Software .147	RCIF Bit2	
Multi-Master Communication	SSPIF Bit2	
Multi-Master Mode72	TMR1IF Bit2	0
0	TMR2IF Bit2	0
	TXIF Bit2	0
OPCODE Field Descriptions	PIR2 Register2	2
OPTION_REG Register17	CCP2IF Bit	
INTEDG Bit17	Pointer, FSR2	5
PS2:PS0 Bits	POR. See Power-on Reset	_
PSA Bit 17, 39	PORTA	5
RBPU Bit17	Analog Port Pins	
T0CS Bit	Initialization	
T0SE Bit		
OSC1/CLKIN Pin	PORTA Register	
OSC2/CLKOUT Pin	RA3:RA0 and RA5 Port Pins	
Oscillator Configuration	RA4/T0CKI Pin	
HS128, 133	RA5/SS/AN4 Pin	
LP	TRISA Register	
RC	PORTA Register 13, 12	
	PORTB 7, 8, 19	
XT	Initialization	9
Oscillator, Timer1	PORTB Register29	9
Oscillator, WDT139	Pull-up Enable (RBPU Bit)1	7
P	RB0/INT Edge Select (INTEDG Bit)1	7
	RB0/INT Pin, External	8
P	RB3:RB0 Port Pins	9
Packaging175	RB7:RB4 Interrupt on Change	8
Paging, Program Memory11, 24	RB7:RB4 Interrupt on Change Enable (RBIE Bit) 18	
Parallel Slave Port (PSP)	138	-,
Block Diagram37	RB7:RB4 Interrupt on Change Flag (RBIF Bit) 18,30	١
RE0/RD/AN5 Pin		,
RE1/WR/AN6 Pin	138	_
RE2/CS/AN7 Pin	RB7:RB4 Port Pins	
Read Waveforms	TRISB Register	
Read/Write Enable (PSPIE Bit)	PORTB Register	
Read/Write Flag (PSPIF Bit)	PORTC	
Select (PSPMODE Bit)34, 35, 37	Block Diagram	
Write Waveforms	Initialization	
	PORTC Register	
PCL Register	RC0/T1OSO/T1CKI Pin	9
PCLATH Register	RC1/T1OSI/CCP2 Pin	9
	RC2/CCP1 Pin	9
	RC3/SCK/SCL Pin	

RC4/SDI/SDA Pin	7, 9
RC5/SDO Pin	7, 9
RC6/TX/CK Pin	7, 9, 98
RC7/RX/DT Pin	7, 9, 98, 99
TRISC Register	32, 97
PORTC Register	13
PORTD	9, 15, 37
Block Diagram	
Parallel Slave Port (PSP) Function	34
PORTD Register	34
TRISD Register	34
PORTD Register	13
PORTE	9, 15
Analog Port Pins	9, 36, 37
Block Diagram	35
Input Buffer Full Status (IBF Bit)	35
Input Buffer Overflow (IBOV Bit)	35
Output Buffer Full Status (OBF Bit)	35
PORTE Register	
PSP Mode Select (PSPMODE Bit)	34. 35. 37
RE0/RD/AN5 Pin	9. 36. 37
RE1/WR/AN6 Pin	
RE2/CS/AN7 Pin	
TRISE Register	
PORTE Register	
Postscaler, Timer2	10, 120
Select (TOUTPS3:TOUTPS0 Bits)	45
Postscaler, WDT	
Assignment (PSA Bit)	
Block Diagram	
Rate Select (PS2:PS0 Bits)	
Switching Between Timer0 and WDT	
Power-on Reset (POR)127, 131,	
Oscillator Start-up Timer (OST)	
POR Status (POR Bit)	
Power Control (PCON) Register	
Power-down (PD Bit)	
Power-on Reset Circuit, External	
Power-up Timer (PWRT)	
Time-out (TO Bit)	
Time-out Sequence	
Time-out Sequence on Power-up	
PR2 Register	
Prescaler, Capture	
Prescaler, Timer0	
Assignment (PSA Bit)	
Block Diagram	40
Rate Select (PS2:PS0 Bits)	
Switching Between Timer0 and WDT	
Prescaler, Timer1	
Select (T1CKPS1:T1CKPS0 Bits)	
Prescaler, Timer2	
Select (T2CKPS1:T2CKPS0 Bits)	
PRO MATE® II Universal Programmer	
Product Identification System	199
Program Counter	
PCL Register	
PCLATH Register	24, 138
Reset Conditions	
Program Memory	
Interrupt Vector	11
Paging	11, 24
Program Memory Map	
Reset Vector	11
Program Verification	141
Programming Pin (Vpp)	7, 8

PWM (CCP Module)	143
Block Diagram	
CCPR1H:CCPR1L Registers	
Duty Cycle	
Example Frequencies/Resolutions	
Output Diagram	
Period	
Set-Up for PWM Operation	
TMR2 to PR2 Match TMR2 to PR2 Match Enable (TMR2IE Bit	45, 50
TMR2 to PR2 Match Enable (TMR2IE Bit)	
TMR2 to PR2 Match Flag (TMR2IF Bit)	20
Q	
	-
Q-Clock	30
R	
R/W	5.
R/W bit	
R/W bit	
RCE,Receive Enable bit, RCE	
RCREG	
RCSTA Register	
CREN Bit	
FERR Bit	
OERR Bit	
RX9 Bit	
RX9D Bit	
SPEN Bit	
SREN Bit	
Read/Write bit, $R/\overline{W}$	
Receive Overflow Indicator bit, SSPOV	55
Register File	4 -
Register File Map	
Register File Map Registers	
Registers FSR	12
Registers	12
Registers FSR SummaryINDF	12
Registers FSR Summary	12
Registers FSR Summary INDF Summary INTCON	15
Registers FSR Summary INDF Summary	15
Registers FSR Summary INDF Summary INTCON Summary PCL	12
Registers FSR Summary INDF Summary INTCON Summary	12
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH	12
Registers FSR Summary INDF Summary INTCON Summary PCL Summary Summary	12
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH	12
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH Summary	
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH Summary PORTB	
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH Summary PORTB Summary	
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH Summary PORTB Summary SSPSTAT	
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH Summary PORTB Summary SSPSTAT STATUS Summary	
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH Summary PORTB Summary SSPSTAT STATUS Summary Summary Summary Summary Summary Summary Summary Summary Summary	
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH Summary PORTB Summary SSPSTAT STATUS Summary Summary Summary	
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH Summary PORTB Summary SSPSTAT STATUS Summary Summary Summary Summary Summary Summary Summary Summary Summary	
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH Summary PORTB Summary SSPSTAT STATUS Summary Summary TMR0 Summary TRISB Summary TRISB Summary	
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH Summary PORTB Summary SSPSTAT STATUS Summary	
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH Summary PORTB Summary SSPSTAT STATUS Summary Summary TMR0 Summary TRISB Summary TRISB Summary	
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH Summary PORTB Summary SSPSTAT STATUS Summary Summary Summary Summary Summary TMR0 Summary TRISB Summary Reset	
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH Summary PORTB Summary SSPSTAT STATUS Summary Summary TMR0 Summary TMR0 Summary TMR0 Summary TMR0 Summary TRISB Summary TRISB Summary Reset Block Diagram Reset Conditions for All Registers	
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH Summary PORTB Summary SSPSTAT STATUS Summary Summary TMR0 Summary TMR0 Summary TRISB Summary TRISB Summary Reset Conditions for All Registers Reset Conditions for PCON Register	12 15 15 16 17 17 18 18 18 18 18 18 18 18 18 18 18 18 18
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH Summary PORTB Summary SSPSTAT STATUS Summary Summary TMR0 Summary TMR0 Summary TMR0 Summary TMR0 Summary TRISB Summary TRISB Summary Reset Block Diagram Reset Conditions for All Registers	
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH Summary PORTB Summary SSPSTAT STATUS Summary TMR0 Summary TMR0 Summary TMR0 Summary TMR0 Summary TRISB Summary TRISB Summary Reset Block Diagram Reset Conditions for PCON Registers Reset Conditions for Program Counter	16 16 16 17 18 18 18 18 18 18 18 18 18 18 18 18 18
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH Summary PORTB Summary SSPSTAT STATUS Summary Summary TRISB Reset Conditions for All Registers Reset Conditions for PCON Register Reset Conditions for PCON Register Reset Conditions for PTON Register	12 18 18 18 19 19 19 19 19 19 19 19 19 19 19 19 19
Registers FSR Summary INDF Summary INTCON Summary PCL Summary PCLATH Summary PORTB Summary SSPSTAT STATUS Summary Summary TMR0 Summary TRISB Summary TRISB Summary Reset Block Diagram Reset Conditions for All Registers Reset Conditions for PCON Register Reset Conditions for PCON Register Reset Conditions for STATUS Register Reset Conditions for STATUS Register Reset Conditions For STATUS Register	12 18 18 18 18 18 18 18 18 18 18 18 18 18

S	SSP Module	
SAE56	SPI Master Mode	
SCK57	SPI Master./Slave Connection	
SCL64	SPI Slave Mode	
SDA	SSPCON1 Register	
SDI57	SSP Overflow Detect bit, SSPOV	
SDO57	SSPADD Register	
SEEVAL® Evaluation and Programming System147	SSPBUF	
Serial Clock, SCK57	SSPBUF Register	
Serial Clock, SCL64	SSPCON Register	
Serial Data Address, SDA64	SSPCON1	
Serial Data In, SDI57	SSPCON2 SSPEN	
Serial Data Out, SDO57		
Slave Select Synchronization60	SSPIF SSPM3:SSPM0	
Slave Select, SS57	SSPOV	
SLEEP127, 131, 140	SSPSTAT	
SMP54	SSPSTAT Register	,
Software Simulator (MPLAB-SIM)147	Stack	
SPBRG Register	Start bit (S)	
SPE	Start Condition Enabled bit, SAE	
Special Features of the CPU	STATUS Register	
Special Function Registers	C Bit	
PIC16C73	DC Bit	
PIC16C73A	IRP Bit	
PIC16C74	PD Bit	
PIC16C74A	RP1:RP0 Bits	16
PIC16C76	TO Bit	16
PIC16C77	Z Bit	16
Speed, Operating	Stop bit (P)	54
Master Mode59	Stop Condition Enable bit	56
Serial Clock	Synchronous Serial Port	53
Serial Data In	Synchronous Serial Port Enable bit, SSPEN	55
Serial Data Out	Synchronous Serial Port Mode Select bits,	
Serial Peripheral Interface (SPI)	SSPM3:SSPM0	55
Slave Select	Т	
SPI clock	-	
SPI Mode57	T1CON	
SPI Clock Edge Select, CKE54	T1CON Register	
SPI Data Input Sample Phase Select, SMP54	T1CKPS1:T1CKPS0 Bits	
SPI Master/Slave Connection	T10SCEN Bit	
SPI Module	T1SYNC Bit	
Master/Slave Connection58	TMR1CS Bit	
Slave Mode 60	TMR10N Bit	
Slave Select Synchronization60	T2CON Register	
Slave Synch Timnig60	T2CKPS1:T2CKPS0 Bits TMR2ON Bit	
SS57	TOUTPS3:TOUTPS0 Bits	
SSP53	Timer0	
Block Diagram (SPI Mode)57	Block Diagram	
Enable (SSPIE Bit)19	Clock Source Edge Select (T0SE Bit)	
Flag (SSPIF Bit)20	Clock Source Select (TOCS Bit)	
RA5/SS/AN4 Pin8	Overflow Enable (T0IE Bit)	
RC3/SCK/SCL Pin	Overflow Flag (T0IF Bit)	
RC4/SDI/SDA Pin	Overflow Interrupt4	
RC5/SDO Pin	RA4/T0CKI Pin, External Clock	
SPI Mode57	Timer1	
SSPADD	Block Diagram	
SSPBUF	Capacitor Selection	
SSPCON1	Clock Source Select (TMR1CS Bit)	
SSPCON2	External Clock Input Sync (T1SYNC Bit)	
SSPSR	Module On/Off (TMR1ON Bit)	
SSPSTAT	Oscillator	41, 43
SSP I <sup>2</sup> C	Oscillator Enable (T1OSCEN Bit)	41
SSP I <sup>2</sup> C Operation	Overflow Enable (TMR1IE Bit)	
001 1 0 Operation	Overflow Flag (TMR1IF Bit)	20

Overflow Interrupt41, 43
RC0/T1OSO/T1CKI Pin
RC1/T1OSI/CCP2 Pin
Special Event Trigger (CCP)43, 49
T1CON Register41
TMR1H Register41
TMR1L Register41
Timer2
Block Diagram
PR2 Register45, 50
SSP Clock Shift45, 46
T2CON Register45
TMR2 Register45
TMR2 to PR2 Match Enable (TMR2IE Bit)
TMR2 to PR2 Match Flag (TMR2IF Bit)20
TMR2 to PR2 Match Interrupt45, 46, 50
Timing Diagrams
Acknowledge Sequence Timing85
Baud Rate Generator with Clock Arbitration73
BRG Reset Due to SDA Collision92
Brown-out Reset163
Bus Collision
Start Condition Timing91
Bus Collision During a Restart Condition (Case 1) 93
Bus Collision During a Restart Condition (Case2) 93
Bus Collision During a Start Condition (SCL = 0) 92
Bus Collision During a Stop Condition94
Bus Collision for Transmit and Acknowledge90
Capture/Compare/PWM169
CLKOUT and I/O162
External Clock Timing161
I <sup>2</sup> C Master Mode First Start bit timing74
I <sup>2</sup> C Master Mode Reception timing84
I <sup>2</sup> C Master Mode Transmission timing81
Master Mode Transmit Clock Arbitration89
Power-up Timer163
Power-up Timer
Repeat Start Condition76
Repeat Start Condition         76           Reset         163
Repeat Start Condition         76           Reset         163           Slave Synchronization         60
Repeat Start Condition         76           Reset         163           Slave Synchronization         60           Start-up Timer         163
Repeat Start Condition       76         Reset       163         Slave Synchronization       60         Start-up Timer       163         Stop Condition Receive or Transmit       87
Repeat Start Condition         76           Reset         163           Slave Synchronization         60           Start-up Timer         163
Repeat Start Condition       76         Reset       163         Slave Synchronization       60         Start-up Timer       163         Stop Condition Receive or Transmit       87         Time-out Sequence on Power-up       135, 136
Repeat Start Condition       76         Reset       163         Slave Synchronization       60         Start-up Timer       163         Stop Condition Receive or Transmit       87         Time-out Sequence on Power-up       135, 136         Timer0       168
Repeat Start Condition       76         Reset       163         Slave Synchronization       60         Start-up Timer       163         Stop Condition Receive or Transmit       87         Time-out Sequence on Power-up       135, 136         Timer0       168         Timer1       168
Repeat Start Condition       76         Reset       163         Slave Synchronization       60         Start-up Timer       163         Stop Condition Receive or Transmit       87         Time-out Sequence on Power-up       135, 136         Timer0       168         Timer1       168         USART Asynchronous Master Transmission       103
Repeat Start Condition       76         Reset       163         Slave Synchronization       60         Start-up Timer       163         Stop Condition Receive or Transmit       87         Time-out Sequence on Power-up       135, 136         Timer0       168         Timer1       168         USART Asynchronous Master Transmission       103         USART Synchronous Receive       171
Repeat Start Condition       76         Reset       163         Slave Synchronization       60         Start-up Timer       163         Stop Condition Receive or Transmit       87         Time-out Sequence on Power-up       135, 136         Timer0       168         Timer1       168         USART Asynchronous Master Transmission       103         USART Synchronous Receive       171         USART Synchronous Receive       109
Repeat Start Condition       76         Reset       163         Slave Synchronization       60         Start-up Timer       163         Stop Condition Receive or Transmit       87         Time-out Sequence on Power-up       135, 136         Timer0       168         Timer1       168         USART Asynchronous Master Transmission       103         USART Synchronous Receive       171
Repeat Start Condition       76         Reset       163         Slave Synchronization       60         Start-up Timer       163         Stop Condition Receive or Transmit       87         Time-out Sequence on Power-up       135, 136         Timer0       168         Timer1       168         USART Asynchronous Master Transmission       103         USART Synchronous Receive       171         USART Synchronous Receive       109
Repeat Start Condition         76           Reset         163           Slave Synchronization         60           Start-up Timer         163           Stop Condition Receive or Transmit         87           Time-out Sequence on Power-up         135, 136           Timer0         168           Timer1         168           USART Asynchronous Master Transmission         103           USART Synchronous Receive         171           USART Synchronous Transmission         108, 171           USART, Asynchronous Reception         105
Repeat Start Condition         76           Reset         163           Slave Synchronization         60           Start-up Timer         163           Stop Condition Receive or Transmit         87           Time-out Sequence on Power-up         135, 136           Timer0         168           Timer1         168           USART Asynchronous Master Transmission         103           USART Synchronous Receive         171           USART Synchronous Reception         109           USART Synchronous Reception         108, 171           USART, Asynchronous Reception         105           Wake-up from SLEEP via Interrupt         141
Repeat Start Condition         76           Reset         163           Slave Synchronization         60           Start-up Timer         163           Stop Condition Receive or Transmit         87           Time-out Sequence on Power-up         135, 136           Timer0         168           Timer1         168           USART Asynchronous Master Transmission         103           USART Synchronous Receive         171           USART Synchronous Reception         109           USART, Asynchronous Transmission         108, 171           USART, Asynchronous Reception         105           Wake-up from SLEEP via Interrupt         141           Watchdog Timer         163
Repeat Start Condition         76           Reset         163           Slave Synchronization         60           Start-up Timer         163           Stop Condition Receive or Transmit         87           Time-out Sequence on Power-up         135, 136           Timer0         168           Timer1         168           USART Asynchronous Master Transmission         103           USART Synchronous Receive         171           USART Synchronous Reception         109           USART Synchronous Transmission         108, 171           USART, Asynchronous Reception         105           Wake-up from SLEEP via Interrupt         141           Watchdog Timer         163           TMR0         15
Repeat Start Condition         76           Reset         163           Slave Synchronization         60           Start-up Timer         163           Stop Condition Receive or Transmit         87           Time-out Sequence on Power-up         135, 136           Timer0         168           Timer1         168           USART Asynchronous Master Transmission         103           USART Synchronous Receive         171           USART Synchronous Reception         109           USART Synchronous Transmission         108, 171           USART, Asynchronous Reception         105           Wake-up from SLEEP via Interrupt         141           Watchdog Timer         163           TMR0         15           TMR0 Register         13
Repeat Start Condition         76           Reset         163           Slave Synchronization         60           Start-up Timer         163           Stop Condition Receive or Transmit         87           Time-out Sequence on Power-up         135, 136           Timer0         168           Timer1         168           USART Asynchronous Master Transmission         103           USART Synchronous Receive         171           USART Synchronous Reception         109           USART Synchronous Reception         108, 171           USART, Asynchronous Reception         105           Wake-up from SLEEP via Interrupt         141           Watchdog Timer         163           TMR0         15           TMR0 Register         13           TMR1H         15
Repeat Start Condition         76           Reset         163           Slave Synchronization         60           Start-up Timer         163           Stop Condition Receive or Transmit         87           Time-out Sequence on Power-up         135, 136           Timer0         168           Timer1         168           USART Asynchronous Master Transmission         103           USART Synchronous Receive         171           USART Synchronous Reception         109           USART Synchronous Reception         108, 171           USART, Asynchronous Reception         105           Wake-up from SLEEP via Interrupt         141           Watchdog Timer         163           TMR0         15           TMR0 Register         13           TMR1H         15
Repeat Start Condition       76         Reset       163         Slave Synchronization       60         Start-up Timer       163         Stop Condition Receive or Transmit       87         Time-out Sequence on Power-up       135, 136         Timer0       168         Timer1       168         USART Asynchronous Master Transmission       103         USART Synchronous Receive       171         USART Synchronous Reception       109         USART Synchronous Transmission       108, 171         USART, Asynchronous Reception       105         Wake-up from SLEEP via Interrupt       141         Watchdog Timer       163         TMR0       15         TMR0 Register       13         TMR1H       15         TMR1H Register       13
Repeat Start Condition       76         Reset       163         Slave Synchronization       60         Start-up Timer       163         Stop Condition Receive or Transmit       87         Time-out Sequence on Power-up       135, 136         Timer0       168         Timer1       168         USART Asynchronous Master Transmission       103         USART Synchronous Receive       171         USART Synchronous Reception       109         USART Synchronous Transmission       108, 171         USART, Asynchronous Reception       105         Wake-up from SLEEP via Interrupt       141         Watchdog Timer       163         TMR0       15         TMR0 Register       13         TMR1H Register       13         TMR1L       15
Repeat Start Condition       76         Reset       163         Slave Synchronization       60         Start-up Timer       163         Stop Condition Receive or Transmit       87         Time-out Sequence on Power-up       135, 136         Timer0       168         Timer1       168         USART Asynchronous Master Transmission       103         USART Synchronous Receive       171         USART Synchronous Reception       109         USART Synchronous Transmission       108, 171         USART, Asynchronous Reception       105         Wake-up from SLEEP via Interrupt       141         Watchdog Timer       163         TMR0       15         TMR0 Register       13         TMR1H       15         TMR1H Register       13         TMR1L Register       13
Repeat Start Condition       76         Reset       163         Slave Synchronization       60         Start-up Timer       163         Stop Condition Receive or Transmit       87         Time-out Sequence on Power-up       135, 136         Timer0       168         Timer1       168         USART Asynchronous Master Transmission       103         USART Synchronous Receive       171         USART Synchronous Reception       109         USART Synchronous Transmission       108, 171         USART, Asynchronous Reception       105         Wake-up from SLEEP via Interrupt       141         Watchdog Timer       163         TMR0       15         TMR0 Register       13         TMR1H Register       13         TMR1L Register       13         TMR1L Register       13         TMR2       15
Repeat Start Condition       76         Reset       163         Slave Synchronization       60         Start-up Timer       163         Stop Condition Receive or Transmit       87         Time-out Sequence on Power-up       135, 136         Timer0       168         Timer1       168         USART Asynchronous Master Transmission       103         USART Synchronous Receive       171         USART Synchronous Reception       109         USART Synchronous Transmission       108, 171         USART, Asynchronous Reception       105         Wake-up from SLEEP via Interrupt       141         Watchdog Timer       163         TMR0       15         TMR0 Register       13         TMR1H Register       13         TMR1L Register       13         TMR1L Register       13         TMR2       15         TMR2 Register       13
Repeat Start Condition       76         Reset       163         Slave Synchronization       60         Start-up Timer       163         Stop Condition Receive or Transmit       87         Time-out Sequence on Power-up       135, 136         Timer0       168         Timer1       168         USART Asynchronous Master Transmission       103         USART Synchronous Receive       171         USART Synchronous Reception       109         USART Synchronous Transmission       108, 171         USART, Asynchronous Reception       105         Wake-up from SLEEP via Interrupt       141         Watchdog Timer       163         TMR0       15         TMR0 Register       13         TMR1H Register       13         TMR1L Register       13         TMR1L Register       13         TMR2       15
Repeat Start Condition       76         Reset       163         Slave Synchronization       60         Start-up Timer       163         Stop Condition Receive or Transmit       87         Time-out Sequence on Power-up       135, 136         Timer0       168         Timer1       168         USART Asynchronous Master Transmission       103         USART Synchronous Receive       171         USART Synchronous Reception       109         USART Synchronous Transmission       108, 171         USART, Asynchronous Reception       105         Wake-up from SLEEP via Interrupt       141         Watchdog Timer       163         TMR0       15         TMR0 Register       13         TMR1H Register       13         TMR1L Register       13         TMR1L Register       13         TMR2       15         TMR2 Register       13
Repeat Start Condition         76           Reset         163           Slave Synchronization         60           Start-up Timer         163           Stop Condition Receive or Transmit         87           Time-out Sequence on Power-up         135, 136           Timer0         168           Timer1         168           USART Asynchronous Master Transmission         103           USART Synchronous Receive         171           USART Synchronous Reception         109           USART Synchronous Transmission         108, 171           USART, Asynchronous Reception         105           Wake-up from SLEEP via Interrupt         141           Watchdog Timer         163           TMR0         15           TMR0 Register         13           TMR1H Register         13           TMR1L         15           TMR1L Register         13           TMR2         15           TMR2 Register         13           TRISA Register         14, 126           TRISB Register         14, 126
Repeat Start Condition         76           Reset         163           Slave Synchronization         60           Start-up Timer         163           Stop Condition Receive or Transmit         87           Time-out Sequence on Power-up         135, 136           Timer0         168           Timer1         168           USART Asynchronous Master Transmission         103           USART Synchronous Receive         171           USART Synchronous Reception         109           USART Synchronous Transmission         108, 171           USART, Asynchronous Reception         105           Wake-up from SLEEP via Interrupt         141           Watchdog Timer         163           TMR0         15           TMR0 Register         13           TMR1H         15           TMR1H Register         13           TMR1L         15           TMR1L Register         13           TMR2 Register         13           TRISA Register         14, 126           TRISB Register         14, 126           TRISC Register         14
Repeat Start Condition         76           Reset         163           Slave Synchronization         60           Start-up Timer         163           Stop Condition Receive or Transmit         87           Time-out Sequence on Power-up         135, 136           Timer0         168           Timer1         168           USART Asynchronous Master Transmission         103           USART Synchronous Receive         171           USART Synchronous Reception         109           USART Synchronous Transmission         108, 171           USART, Asynchronous Reception         105           Wake-up from SLEEP via Interrupt         141           Watchdog Timer         163           TMR0         15           TMR0 Register         13           TMR1H         15           TMR1H Register         13           TMR1 Register         13           TMR2 Register         13           TRISA Register         14, 126           TRISA Register         14, 126           TRISC Register         14, 126           TRISC Register         14           TRISD Register         14
Repeat Start Condition         76           Reset         163           Slave Synchronization         60           Start-up Timer         163           Stop Condition Receive or Transmit         87           Time-out Sequence on Power-up         135, 136           Timer0         168           Timer1         168           USART Asynchronous Master Transmission         103           USART Synchronous Receive         171           USART Synchronous Reception         109           USART Synchronous Transmission         108, 171           USART, Asynchronous Reception         105           Wake-up from SLEEP via Interrupt         141           Watchdog Timer         163           TMR0         15           TMR0 Register         13           TMR1H Register         13           TMR1L Register         13           TMR2         15           TMR2 Register         15           TRISA Register         14, 126           TRISA Register         14, 126           TRISC Register         14           TRISD Register         14           TRISD Register         14           TRISE Register         14     <
Repeat Start Condition         76           Reset         163           Slave Synchronization         60           Start-up Timer         163           Stop Condition Receive or Transmit         87           Time-out Sequence on Power-up         135, 136           Timer0         168           Timer1         168           USART Asynchronous Master Transmission         103           USART Synchronous Receive         171           USART Synchronous Reception         109           USART, Asynchronous Transmission         108, 171           USART, Asynchronous Reception         105           Wake-up from SLEEP via Interrupt         141           Watchdog Timer         163           TMR0         15           TMR0 Register         13           TMR1H Register         13           TMR1H Register         13           TMR1L Register         13           TMR2         15           TMR2 Register         15           TMR2 Register         14           TISB Register         14           TRISC Register         14           TRISE Register         14           TRISE Register         14      <
Repeat Start Condition         76           Reset         163           Slave Synchronization         60           Start-up Timer         163           Stop Condition Receive or Transmit         87           Time-out Sequence on Power-up         135, 136           Timer0         168           Timer1         168           USART Asynchronous Master Transmission         103           USART Synchronous Receive         171           USART Synchronous Reception         109           USART Synchronous Transmission         108, 171           USART, Asynchronous Reception         105           Wake-up from SLEEP via Interrupt         141           Watchdog Timer         163           TMR0         15           TMR0 Register         13           TMR1H Register         13           TMR1L Register         13           TMR2         15           TMR2 Register         15           TRISA Register         14, 126           TRISA Register         14, 126           TRISC Register         14           TRISD Register         14           TRISD Register         14           TRISE Register         14     <

PSPMODE Bit	34, 35, 37
TXREG	15
TXSTA Register	97
BRGH Bit	97, 99
CSRC Bit	97
SYNC Bit	
TRMT Bit	
TX9 Bit	
TX9D Bit	
TXEN Bit	
U	
UA	54
Universal Synchronous Asynchronous Receiver T	ransmitter
(USART)	
Asynchronous Receiver	
Setting Up Reception	104
Timing Diagram	
Update Address, UA	
USART	
Asynchronous Mode	
Master Transmission	
Receive Block Diagram	
Transmit Block Diagram	
Baud Rate Generator (BRG)	
Baud Rate Error, Calculating	
Baud Rate Formula	
Baud Rates, Asynchronous Mode (BRGH	
Baud Rates, Asynchronous Mode (BRGF	I=0) . 100 I=1) 101
Baud Rates, Synchronous Mode	100
High Baud Rate Select (BRGH Bit)	07 00
Sampling	
Clock Source Select (CSRC Bit)	
Continuous Receive Enable (CREN Bit)	
Framing Error (FERR Bit)	
Mode Select (SYNC Bit)	90
Overrun Error (OERR Bit)	97
RC6/TX/CK Pin	
RC7/RX/DT Pin	
RCSTA Register	
Receive Data, 9th bit (RX9D Bit)	
Receive Enable (RCIE Bit)	
Receive Enable, 9-bit (RX9 Bit)	
Receive Flag (RCIF Bit)	20
Serial Port Enable (SPEN Bit)	97, 98
Single Receive Enable (SREN Bit)	98
Synchronous Master Mode	
Reception	
Transmission	
Synchronous Slave Mode	
Transmit Data, 9th Bit (TX9D)	
Transmit Enable (TXEN Bit)	
Transmit Enable (TXIE Bit)	19
Transmit Enable, Nine-bit (TX9 Bit)	97
Transmit Flag (TXIE Bit)	20
Transmit Shift Register Status (TRMT Bit)	
TXSTA Register	
TAGTA Hegister	97

#### W

W Register
Wake-up from SLEEP 127, 140
Interrupts 133, 134
MCLR Reset134
Timing Diagram141
WDT Reset134
Watchdog Timer (WDT) 127, 139
Block Diagram139
Enable (WDTE Bit)139
Programming Considerations139
RC Oscillator139
Time-out Period139
WDT Reset, Normal Operation 131, 133, 134
WDT Reset, SLEEP 133, 134
Waveform for General Call Address Sequence69
WCOL55, 74, 79, 82, 85, 87
WCOL Status Flag74
Write Collision Detect bit, WCOL55
WWW On-Line Support

# BIT/REGISTER CROSS-REFERENCE LIST

ADCC1-ADCC0	ADCONO.7.C
ADCS1:ADCS0	
ADIE	
ADIF	
ADON	
BF	
BOR	
BRGH	
C	
CCP1IE	PIE1<2>
CCP1IF	PIR1<2>
CCP1M3:CCP1M0	CCP1CON<3:0>
CCP1X:CCP1Y	CCP1CON<5:4>
CCP2IE	PIE2<0>
CCP2IF	PIR2<0>
CCP2M3:CCP2M0	CCP2CON<3:0>
CCP2X:CCP2Y	
CHS2:CHS0	
CKE	
CKP	
CREN	
CSRC	
D/A	
DC	
FERR	
GIE	
GO/DONE	
IBF	TRISE<7>
IBOV	TRISE<5>
INTE	INTCON<4>
INTEDG	OPTION_REG<6>
INTF	INTCON<1>
IRP	STATUS<7>
OBF	
OERR	
P	
PCFG2:PCFG0	
PD	
PEIE	
POR	
PS2:PS0	_
PSA	
PSPIE	
PSPIF	
PSPMODE	
R/W	
RBIE	
RBIF	
RBPU	OPTION_REG<7>
RCIE	PIE1<5>
RCIF	PIR1<5>
RP1:RP0	STATUS<6:5>
RX9	RCSTA<6>
RX9D	
S	
SMP	
SPEN	
SREN	
SSPEN	
SSPIE	
SSPIF	
SSPM3:SSPM0	
SSPOV	
SYNC	I XS IA<4>

OPTION_REG<5>
.INTCON<5>
.INTCON<2>
OPTION_REG<4>
T1CON<5:4>
T1CON<3>
T1CON<2>
T2CON<1:0>
T1CON<1>
PIE1<0>
PIR1<0>
T1CON<0>
PIE1<1>
PIR1<1>
T2CON<2>
STATUS<4>
T2CON<6:3>
TXSTA<1>
TXSTA<6>
TXSTA<0>
TXSTA<5>
.PIE1<4>
.PIR1<4>
SSPSTAT<1>
SSPCON<7>
STATUS<2>

### **ON-LINE SUPPORT**

Microchip provides on-line support on the Microchip World Wide Web (WWW) site.

The web site is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

### Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

#### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

### ftp://ftp.microchip.com

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- · Latest Microchip Press Releases
- Technical Support Section with Frequently Asked Questions
- · Design Tips
- Device Errata
- Job Postings
- · Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products
- Conferences for products, Development Systems, technical information and more
- · Listing of seminars and events

### **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager	Total Pages Sent	
RE:	Reader Response		
Fror	m: Name		
	Company		
	Address		
	City / State / ZIP / Country		
	Telephone: ()	FAX: ()	
	lication (optional):		
Wot	uld you like a reply?YN		
Dev	ice: PIC16C77X Literature	e Number: DS30275B	
Que	estions:		
	NAME of the book foothing of the deciman	-10	
1.	What are the best features of this documer	II.	
2	How does this document meet your hardwa	are and software development needs?	
3.	Do you find the organization of this data sh	neet easy to follow? If not, why?	
4.	What additions to the data sheet do you th	ink would enhance the structure and subject?	
5.	What deletions from the data sheet could be	be made without affecting the overall usefulness?	
6.	Is there any incorrect or misleading information	ation (what and where)?	
7.	How would you improve this document?		
0			
ď.	How would you improve our software, syste	ems, and silicon products?	

### PIC16C77X PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.  Device	-XX  - requency Range	X Temperature Range	/XX   Package	XXX   Pattern	g)	PDII patte	16C774 -0 P package, ern #301.	4/P 301 = Commercial temp., 4 MHz, normal VDD limits, QTP
Device	PIC16C PIC16L	77X <sup>(1)</sup> , PIC16C77 C77X <sup>(1)</sup> , PIC16LC	XT <sup>(2)</sup> ;VDD range 77XT <sup>(2)</sup> ;VDD rar	e 4.0V to 5.5V age 2.5V to 5.5V	) h)	pack PIC	age, 200 l 16C774 -	04I/SO = Industrial temp., SOIC Hz, Extended VDD limits. 20I/P = Industrial temp., PDIP Hz, normal VDD limits.
Frequency Range		= 4 MHz = 20 MHz			Not	e 1:		MOS ow Power CMOS
Temperature Range		= 0°C to 70 = -40°C to +85				2:	T = ir PLCC, MC	on rape and reel - SOIC, SSOP, IFP, TQFP packages only.
Package	PQ PT SO	= MQFP (Metri	Quad Flatpack)					
Pattern		QTP, Code or Spec otherwise)	ial Requiremen	ts				

<sup>\*</sup> JW Devices are UV erasable and can be programmed to any device configuration. JW Devices meet the electrical requirement of each oscillator type (including LC devices).

### **Sales and Support**

### Data Sheets

Products supported by a preliminary Data Sheet may have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

- Your local Microchip sales office
- 2. The Microchip Worldwide Site (www.microchip.com)

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

#### **New Customer Notification System**

Register on our web site (www.microchip.com/cn) to receive the most current information on our products.

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
  knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
  Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
  mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### Tradomarks

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICWorks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. & KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 1999-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620769263

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

= ISO/TS 16949=

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KeELO® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



### Worldwide Sales and Service

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** 

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509 ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511

Fax: 86-28-8665-7889 China - Chongqing

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100

Fax: 852-2401-3431 China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130 **China - Zhuhai** 

Tel: 86-756-3210040 Fax: 86-756-3210049 ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Osaka

Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

Japan - Tokyo

Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

**Korea - Seoul** Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857

Fax: 60-3-6201-9859 **Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-213-7828 Fax: 886-7-330-9305

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

**EUROPE** 

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

**Denmark - Copenhagen** Tel: 45-4450-2828

Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0

Fax: 49-89-627-144-44 Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 **UK - Wokingham** 

Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/12