

PIC18F2458/2553/4458/4553 Data Sheet

28/40/44-Pin High-Performance, Enhanced Flash, USB Microcontrollers with 12-Bit A/D and nanoWatt Technology

© 2009 Microchip Technology Inc.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, PIC³² logo, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



28/40/44-Pin High-Performance, Enhanced Flash, USB Microcontrollers with 12-Bit A/D and nanoWatt Technology

Universal Serial Bus Features:

- USB V2.0 Compliant
- · Low Speed (1.5 Mb/s) and Full Speed (12 Mb/s)
- Supports Control, Interrupt, Isochronous and Bulk Transfers
- Supports up to 32 Endpoints (16 bidirectional)
- 1-Kbyte Dual Access RAM for USB
- On-Chip USB Transceiver with On-Chip Voltage Regulator
- · Interface for Off-Chip USB Transceiver
- Streaming Parallel Port (SPP) for USB Streaming Transfers (40/44-pin devices only)

Power-Managed Modes:

- Run: CPU On, Peripherals On
- Idle: CPU Off, Peripherals On
- Sleep: CPU Off, Peripherals Off
- Idle mode Currents Down to 5.8 μA Typical
- Sleep mode Currents Down to 0.1 μA Typical
- Timer1 Oscillator: 1.1 μA Typical, 32 kHz, 2V
- Watchdog Timer: 2.1 µA Typical
- Two-Speed Oscillator Start-up

Special Microcontroller Features:

- C Compiler Optimized Architecture with Optional Extended Instruction Set
- 100,000 Erase/Write Cycle Enhanced Flash Program Memory Typical
- 1,000,000 Erase/Write Cycle Data EEPROM Memory Typical
- Flash/Data EEPROM Retention: > 40 Years
- Self-Programmable under Software Control
- · Priority Levels for Interrupts
- 8 x 8 Single-Cycle Hardware Multiplier
- Extended Watchdog Timer (WDT):
- Programmable period from 41 ms to 131s
- Programmable Code Protection
- Single-Supply 5V In-Circuit Serial Programming™ (ICSP™) via Two Pins
- In-Circuit Debug (ICD) via Two Pins
- Optional Dedicated ICD/ICSP Port (44-pin TQFP package only)
- Wide Operating Voltage Range (2.0V to 5.5V)

Flexible Oscillator Structure:

- Four Crystal modes, Including High-Precision PLL for USB
- Two External Clock modes, up to 48 MHz
- · Internal Oscillator Block:
 - 8 user-selectable frequencies, from 31 kHz to 8 MHz
 - User-tunable to compensate for frequency drift
- Secondary Oscillator using Timer1 @ 32 kHz
- Dual Oscillator Options allow Microcontroller and USB module to Run at Different Clock Speeds
- Fail-Safe Clock Monitor:
 - Allows for safe shutdown if any clock stops

Peripheral Highlights:

- · High-Current Sink/Source: 25 mA/25 mA
- Three External Interrupts
- Four Timer modules (Timer0 to Timer3)
- Up to 2 Capture/Compare/PWM (CCP) modules:
 Capture is 16-bit, max. resolution 5.2 ns (Tcy/16)
 - Compare is 16-bit, max. resolution 83.3 ns (TCY)
 PWM output: PWM resolution is 1 to 10-bits
- Enhanced Capture/Compare/PWM (ECCP) module:
 - Multiple output modes
 - Selectable polarity
 - Programmable dead time
 - Auto-shutdown and auto-restart
- Enhanced USART module:
 - LIN bus support
- Master Synchronous Serial Port (MSSP) module supporting 3-wire SPI (all 4 modes) and I²C[™] Master and Slave modes
- 12-Bit, up to 13-Channel Analog-to-Digital Converter module (A/D) with Programmable Acquisition Time
- Dual Analog Comparators with Input Multiplexing

Note:	This	document	is	supple	emente	d by
	the "P	PIC18F2455	/255	0/4455	/4550	Data
	Sheet	" (DS3963	32).	See	Section	on 1.0
	"Devi	ce Overvie	w" .			

	Prog	ram Memory	Data	Data Memory		12-Bit	CCP/ECCP		M	SSP	RT	p.	Timoro
Device	Flash (bytes)	# Single-Word Instructions	SRAM (bytes)	EEPROM I/O (bytes)		А/D (ch)	(PWM)	SPP	SPI	Master I ² C™	EUSA	Com	Timers 8/16-Bit
PIC18F2458	24K	12288			24	10	2/0	No					
PIC18F2553	32K	16384	2048	256	24	10	2/0	NU	v	v	1	2	1/2
PIC18F4458	24K	12288	2040		13	4.14	Yes	ſ	ř	1	2	1/3	
PIC18F4553	32K	16384			35	13	1/1	res					

Pin Diagrams



Pin Diagrams (Continued)



Table of Contents

1.0	Device Overview	. 7
2.0	12-Bit Analog-to-Digital Converter (A/D) Module	21
3.0	Special Features of the CPU	31
4.0	Electrical Characteristics	33
5.0	Packaging Information	37
Apper	ndix A: Revision History	39
Appei	ndix B: Device Differences	39
Apper	ndix C: Migration From Mid-Range to Enhanced Devices	40
Apper	ndix D: Migration From High-End to Enhanced Devices	40
Index		41
The N	licrochip Web Site	43
Custo	mer Change Notification Service	43
Custo	mer Support	43
Read	er Response	44
Produ	er Response	45

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- · Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

• PIC18F2458 •	PIC18F4458
----------------	------------

• PIC18F2553 • PIC18F4553

Note: This data sheet documents only the devices' features and specifications that are in addition to the features and specifications of the PIC18F2455/2550/4455/4550 devices. For information on the features and specifications shared by the PIC18F2458/2553/4458/4553 and PIC18F2455/2550/4455/4550 devices see the "PIC18F2455/2550/4455/4550 Data Sheet" (DS39632).

The PIC18F4553 family of devices offers the advantages of all PIC18 microcontrollers – namely, high computational performance at an economical price – with the addition of high-endurance, Enhanced Flash program memory. In addition to these features, the PIC18F4553 family introduces design enhancements that make these microcontrollers a logical choice for many high-performance, power sensitive applications.

1.1 Special Features

 12-Bit A/D Converter: The PIC18F4553 family implements a 12-bit A/D Converter. The A/D Converter incorporates programmable acquisition time. This allows for a channel to be selected and a conversion to be initiated, without waiting for a sampling period and thus, reducing code overhead.

1.2 Details on Individual Family Members

The PIC18F2458/2553/4458/4553 devices are available in 28-pin and 40/44-pin packages. Block diagrams for the two groups are shown in Figure 1-1 and Figure 1-2.

The devices are differentiated from each other in the following ways:

- 1. Flash program memory (24 Kbytes for PIC18FX458 devices, 32 Kbytes for PIC18FX553).
- 2. A/D channels (10 for 28-pin devices, 13 for 40-pin and 44-pin devices).
- I/O ports (3 bidirectional ports and 1 input only port on 28-pin devices, 5 bidirectional ports on 40-pin and 44-pin devices).
- CCP and Enhanced CCP implementation (28-pin devices have two standard CCP modules, 40-pin and 44-pin devices have one standard CCP module and one ECCP module).
- 5. Streaming Parallel Port (present only on 40/44-pin devices).

All other features for devices in this family are identical. These are summarized in Table 1-1.

The pinouts for all devices are listed in Table 1-2 and Table 1-3.

Members of the PIC18F4553 family are available as both standard and low-voltage devices. Standard devices with Enhanced Flash memory, designated with an "F" in the part number (such as PIC18F2458), accommodate an operating VDD range of 4.2V to 5.5V. Low-voltage parts, designated by "LF" (such as PIC18LF2458), function over an extended VDD range of 2.0V to 5.5V.

Features	PIC18F2458	PIC18F2553	PIC18F4458	PIC18F4553
Operating Frequency	DC – 48 MHz			
Program Memory (Bytes)	24576	32768	24576	32768
Program Memory (Instructions)	12288	16384	12288	16384
Data Memory (Bytes)	2048	2048	2048	2048
Data EEPROM Memory (Bytes)	256	256	256	256
Interrupt Sources	19	19	20	20
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E	Ports A, B, C, D, E
Timers	4	4	4	4
Capture/Compare/PWM Modules	2	2	1	1
Enhanced Capture/ Compare/PWM Modules	0	0	1	1
Serial Communications	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART	MSSP, Enhanced USART
Universal Serial Bus (USB) Module	1	1	1	1
Streaming Parallel Port (SPP)	No	No	Yes	Yes
12-Bit Analog-to-Digital Converter Module	10 Input Channels	10 Input Channels	13 Input Channels	13 Input Channels
Comparators	2	2	2	2
Resets (and Delays)	POR, BOR, WDT, RESET Instruction, Stack Full, Stack Underflow, MCLR (optional), (PWRT, OST)	POR, BOR, WDT, RESET Instruction, Stack Full, Stack Underflow, MCLR (optional), (PWRT, OST)	POR, BOR, WDT, RESET Instruction, Stack Full, Stack Underflow, MCLR (optional), (PWRT, OST)	POR, BOR, WDT, RESET Instruction, Stack Full, Stack Underflow, MCLR (optional), (PWRT, OST)
Programmable High/ Low-Voltage Detect	Yes	Yes	Yes	Yes
Programmable Brown-out Reset	Yes	Yes	Yes	Yes
Instruction Set	75 Instructions; 83 with Extended Instruction Set Enabled			
Packages	28-Pin SPDIP 28-Pin SOIC	28-Pin SPDIP 28-Pin SOIC	40-Pin PDIP 44-Pin QFN 44-Pin TQFP	40-Pin PDIP 44-Pin QFN 44-Pin TQFP
Corresponding Devices with 10-Bit A/D	PIC18F2455	PIC18F2550	PIC18F4455	PIC18F4550

TABLE 1-1: DEVICE FEATURES





FIGURE 1-2: PIC18F4458/4553(40/44-PIN) BLOCK DIAGRAM

Note 1: RE3 is multiplexed with $\overline{\text{MCLR}}$ and is only available when the $\overline{\text{MCLR}}$ Resets are disabled.

2: OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O.

- 3: These pins are only available on 44-pin TQFP packages under certain conditions.
- **4:** RB3 is the alternate pin for CCP2 multiplexing.

Pin Name	Pin Number	Pin	Buffer	Description					
Pin Name	SPDIP, SOIC	Туре	Туре	Description					
MCLR/VPP/RE3 MCLR	1	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.					
VPP		Р		Programming voltage input.					
RE3		I	ST	Digital input.					
OSC1/CLKI OSC1 CLKI	9		Analog Analog	Oscillator crystal or external clock input. Oscillator crystal input or external clock source input. External clock source input. Always associated with pin function OSC1. (See OSC2/CLKO pin.)					
OSC2/CLKO/RA6 OSC2	10	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.					
CLKO		0	—	In select modes, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.					
RA6		I/O	TTL	General purpose I/O pin.					
Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels I = Input									

TABLE 1-2: PIC18F2458/2553 PINOUT I/O DESCRIPTIONS

= Power Ρ

O = Output

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

Pin Name	Pin Number SPDIP, SOIC	Pin Type	Buffer Type	Description				
				PORTA is a bidirectional I/O port.				
RA0/AN0	2							
RA0	_	I/O	TTL	Digital I/O.				
AN0		I	Analog	Analog input 0.				
RA1/AN1	3							
RA1	, , , , , , , , , , , , , , , , , , ,	I/O	TTL	Digital I/O.				
AN1		I	Analog	Analog input 1.				
RA2/AN2/VREF-/CVREF	4		Ū					
RA2		I/O	TTL	Digital I/O.				
AN2			Analog	Analog input 2.				
VREF-		I	Analog	A/D reference voltage (low) input.				
CVREF		0	Analog	Analog comparator reference output.				
RA3/AN3/VREF+	5							
RA3	Ŭ	I/O	TTL	Digital I/O.				
AN3		I	Analog	Analog input 3.				
VREF+		I	Analog	A/D reference voltage (high) input.				
RA4/T0CKI/C1OUT/RCV	6							
RA4		I/O	ST	Digital I/O.				
TOCKI		I	ST	Timer0 external clock input.				
C1OUT		0	_	Comparator 1 output.				
RCV		I	TTL	External USB transceiver RCV input.				
RA5/AN4/SS/	7							
HLVDIN/C2OUT	-							
RA5		I/O	TTL	Digital I/O.				
AN4		Ι	Analog	Analog input 4.				
SS		I	TTL	SPI slave select input.				
HLVDIN		I	Analog	High/Low-Voltage Detect input.				
C2OUT		0	—	Comparator 2 output.				
RA6	_	_	—	See the OSC2/CLKO/RA6 pin.				
Legend: TTL = TTL cor	npatible in	put		CMOS = CMOS compatible input or output				
ST = Schmitt Trigger input with CMOS levels I = Input								
O = Output $P = Power$								

TABLE 1-2: PIC18F2458/2553 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

RB0/AN12/INT0/FLT0/ SDI/SDA21rogrammed for internal weak pull-ups on all inputs.RB0/AN12/INT0/FLT0/ RB021ITTLDigital I/O.AN12IAnalog IAnalog input 12.AN12ISTExternal interrupt 0.FLT0ISTSPI data in.SDAI/OSTJPC M data I/O.SDAI/OSTJPC M data I/O.SDAI/OTTLDigital I/O.RB1I/OTTLDigital I/O.AN10IAnalog Analog input 10.INT1ISTSynchronous serial clock input/output for SPI mode.SCLI/OSTSynchronous serial clock input/output for IPC mode.SCKI/OSTSynchronous serial clock input/output for IPC mode.SCLI/OSTSynchronous serial clock input/output for IPC mode.SCLI/OTTLDigital I/O.AN8IAnalog Analog input 8.INT2ISTExternal interrupt 2.VMOO-External USB transceiver VMO output.RB3/AN9/CCP2/VPO24-RB4I/OTTLDigital I/O.AN9IAnalog Analog input 9.CCP2(1)I/OTTLDigital I/O.AN9ITTLDigital I/O.AN9ITTLDigital I/O.RB4I/OTTLDigital I/O.RB5I/OTTLDigital I/O.RB6/RB11/PGM26- <th>Pin Name</th> <th>Pin Number SPDIP, SOIC</th> <th>Pin Type</th> <th>Buffer Type</th> <th>Description</th>	Pin Name	Pin Number SPDIP, SOIC	Pin Type	Buffer Type	Description
RB0/AN12/INT0/FLT0/ SD/SDA 21 //O TTL Digital I/O. AM12 I Analog Analog input 12. INT0 I ST External interrupt 0. FLT0 I ST External interrupt 0. SDI I ST SPI data in. SDA I/O ST SPI data in. SDA I/O ST PCM fault input (CCP1 module). SDI I ST SPI data in. SDA I/O ST SPI data in. SCL I/O TTL Digital I/O. Analog I Analog Analog input 10. INT1 I ST Synchronous serial clock input/output for SPI mode. SCL I/O ST Synchronous serial clock input/output for SPI mode. SCL I/O ST Synchronous serial clock input/output for SPI mode. SCL I/O TTL Digital I/O. AN8 I ST External USB transceiver VMO output. RB3/AN9/CCP2/VPO 24 CCP2(1) CCP2(1) VPO O - External USB transceiver VMO output. RB4/AN11/KBI0 25 T Cop2(1) RB5/KB11/PGM 26					PORTB is a bidirectional I/O port. PORTB can be software
SDI/SDA RB0I/OTLDigital I/O. Analog input 12. External interrupt 0.NT0ISTExternal interrupt 0. PWM Fault input (CCP1 module). SDISD1ISTSPI data in. SPI data in.SDAI/OSTI/C™ data I/O.RB1/AN10/INT1/SCK/22IRB1I/OTTLDigital I/O. Analog input 10.RB1/AN10/INT1/SCK/22IRB1I/OTTLDigital I/O. Analog input 10.AN10IAnalog Analog input 10.INT1ISTExternal interrupt 1. SCLRB2I/OSTSynchronous serial clock input/output for SPI mode. SCLRB2/AN8/INT2/VMO23IRB2I/OSTRB3/AN9/CCP2/VPO24IRB3/AN9/CCP2/VPOIAnalog Analog input 8.RB3/AN9/CCP2/VPOVPOOCCP2(1)I/OVPOO-RB4I/OTTLDigital I/O. Analog input 9. CCP2(1)INT1IAnalog CCP2(1)IVPOOCRB4/AN11/KBI025RB4I/OITTLDigital I/O. Analog input 11.RB5/KB1/PGM26RB5I/ORB6/KB12/PGC27RB7I/ORB7I/ORB7I/ORB7I/ORB7I/ORB7I/ORB7I/O <t< td=""><td></td><td></td><td></td><td></td><td>programmed for internal weak pull-ups on all inputs.</td></t<>					programmed for internal weak pull-ups on all inputs.
RB0I/OTTLDigital I/O.AN12IAnalogAnalog input 12.INTOISTExternal interrupt 0.FLTOISTPWM Fault input (CCP1 module).SDIISTPI/OSDAI/OSTI ² C M data I/O.RB1/AN10/INT1/SCK/22IIRB1I/OTTLDigital I/O.AN10IAnalogAnalog input 10.INT1ISTExternal interrupt 1.SCKI/OSTSynchronous serial clock input/output for SP1 mode.SCLI/OSTSynchronous serial clock input/output for I ² C mode.RB2/AN8/INT2/VMO23External interrupt 2.RB2/AN8/INT2IAnalogNMOO-External interrupt 2.VMOO-External interrupt 2.VMOO-External interrupt 2.VMOO-External USB transceiver VMO output.RB3/AN9/CCP2/VPO24-RB4/AN11/KBI01AnalogAN11IAnalogAN11IAnalogAN11ICapture 2 input/Compare 2 output/PWM 2 output.VPOO-External USB transceiver VPO output.RB4/AN11/KBI0Z5-RB5I/OTTLDigital I/O.AN11IAnalogAN11ICAPTUP -on-change pin.PGMI/OTTLDigital I/O.RB6/KBI2/PGC2		21			
AN12IAnalogAnalog input 12.INT0ISTExternal interrupt 0.FLT0ISTPWM Fault input (CCP1 module).SDIISTSPI data in.SDAI/OSTI/C TM data I/O.RB1/AN10/INT1/SCK/22IISCLI/OTTLDigital I/O.AN10IAnalog input 10.INT1IAnalog input 10.INT1IAnalog input 10.SCLI/OSTSCKI/OSTSCKI/OSTSCKI/OSTSCKI/OSTSCKI/OSTSCKI/OSTSCKI/OSTSCKI/OSTRB2/AN8/INT2/VMO23External interrupt 2.RB2/AN8/INT2/VMO23External interrupt 2.RB3/AN9/CCP2/VPO24FRB3/AN9/CCP2/VPOIAnalog input 8.RB4I/OTTLDigital I/OAnalog input 9.CCP2(f)I/OTTLVPOO-RB4I/OITTLDigital I/O.RB4I/OTTLIRS/KB1/PGM26RB5I/ORB6/KB12/PGC27RB6I/ORB7I/ORB7/KB13/PGD28RB7I/ORB7I/ORB7I/ORB7I/ORB7I/O<			1/0	TTI	Digital I/O
INTOISTExternal interrupt 0.FLTOISTPWM Fault input (CCP1 module).SDIISTSPI data in.SDAI/OSTI²C™ data I/O.RB1/AN10/INT1/SCK/22ICLRB1I/OTTLAN10IAnalog input 10.INT1ISTSCKI/OSTSCKI/OSTSCKI/OSTSCKI/OSTSCKI/OSTSCLI/OSTSCLI/OSTSCLI/OSTSCKI/OSTSCLI/OSTSCLI/OSTSCLI/OSTSCLI/OSTRB2/AN8/INT2/VMO23RB3I/OTTLDigital I/O.AN8IAnalog input 8.INT2ISTCapture 2 input/Compare 2 output/PWM 2 output.VMOOCCP2(1)I/OVPOOVPOORB4/AN11/KBI025RB5I/ORB5/KBI1/PGM26RB5I/ORB6/KBI2/PGC27RB6I/ORB7/KBI3/PGD28RB7I/ORB7I/ORB7I/OSTIRB7I/ORB7I/ORB7 <tdi o<="" td="">RB7<tdi o<="" td="">RB7<tdi o<="" td=""><td></td><td></td><td></td><td></td><td></td></tdi></tdi></tdi>					
FLT0ISTPWM Fault input (CCP1 module).SD1ISTSPI data in.SDAI/OSTI ² C TM data I/O.RB1/AN10/INT1/SCK/22IISCLII/OTTLDigital I/O.AN10IAnalogAnalog input 10.INT1ISTExternal interrupt 1.SCKI/OSTSynchronous serial clock input/output for SPI mode.SCLI/OSTSynchronous serial clock input/output for I ² C mode.RB2/AN8/INT2/VMO23IIRB2I/OTTLDigital I/O.AN8IAnalogINT2ISTExternal interrupt 2.VMOO-External USB transceiver VMO output.RB3/AN9/CCP2/VPO24IRB4/AN11/KBI0IAnalogRB4/AN11/KBI0ITTLDigital I/O.Analog input 9.RB5/KBI1/PGM26RB5/KBI1/PGMIRB6/KBI2/PGCIRB6/KBI2/PGCIRB7I/ORB7/KBI3/PGD28RB7I/ORB7I/ORB7I/ORB7I/ORB7I/OSTISTISTISTISTIRB7I/OSTIRB7I/OSTISTISTISTI </td <td></td> <td></td> <td>-</td> <td></td> <td></td>			-		
SDA I/O ST I ² C™ data I/O. RB1/AN10/INT1/SCK/ 22 I Digital I/O. RB1 I/O TTL Digital I/O. AN10 I Analog Analog input 10. INT1 I ST Synchronous serial clock input/output for SPI mode. SCL I/O ST Synchronous serial clock input/output for I ² C mode. RB2/AN8/INT2/VMO 23 I Analog input 8. RB2/AN8/INT2/VMO 1 ST External interrupt 2. VMO O TTL Digital I/O. AN8 I Analog Analog input 8. INT2 I ST External USB transceiver VMO output. RB3/AN9/CCP2/VPO 24 VIO TTL Digital I/O. AN9 I Analog Analog input 9. CCP2(1) VPO ST Capture 2 input/Compare 2 output/PWM 2 output. VPO 0 T External USB transceiver VPO output. External USB transceiver VPO output. VPO RB4/AN11/KBI0 25 T Digital I/O. Digital I/O. TL Interrupt-on-chang	FLT0		Ι		
RB1/AN10/INT1/SCK/ 22 Image: constraint of the system of the syste			•		
SCL RB1 AN10IIIDigital I/O. Analog Analog input 10.INT1 SCK SCLISTExternal interrupt 1.SCK SCLI/OSTSynchronous serial clock input/output for SPI mode.RB2/AN8/INT2/VMO23IRB2 AN8 INT2IAnalog Analog input 8.RB1 AN8 INT2ISTSCK SCLI/OTTLDigital I/O.AN8 INT2IAnalog Analog input 8.IN72 VMOISTExternal interrupt 2.VMOO-External USB transceiver VMO output.RB3/AN9/CCP2/VPO24 IRB3 AN9 CCP2 ⁽¹⁾ IAnalog I Analog Analog input 9.CCP2 ⁽¹⁾ VPOIAnalog I Analog I Analog Analog input 9.RB4/AN11/KBI0 KBI025 I-RB4/AN11/KBI0 KBI026 I-RB5/KB11/PGM PGM26 I-RB5/KB11/PGM RB6/KB12/PGC27 IIRB6/KB12/PGC RB6/KB12/PGC27 I-RB7/KB13/PGD RB7/KB13/PGD28 I-RB7/KB13/PGD RB7/KB13/PGD28 I-RB7 RB7 RGDITTL I TTL INTI/OTTL TL I TTL I Interrupt-on-change pin. I TTL I Interrupt-on-change pin. I TTL I Interrupt-on-change pin. I Circuit Debugger and ICSP programming data pin.RB7/KB13/PGD28 IRB7/KB13/PGD28 I<	SDA		I/O	ST	I ² C™ data I/O.
RB1I/OTTLDigital I/O.AM10IAnalogAnalog input 10.INT1ISTExternal interrupt 1.SCKI/OSTSynchronous serial clock input/output for SPI mode.SCLI/OSTSynchronous serial clock input/output for I²C mode.RB2/AN8/INT2/VMO23IAnalogRB2/AN8/INT2/VMO23IAnalogRB2/AN8/INT2/VMO1AnalogAnalog input 8.INT2ISTExternal interrupt 2.VMOO-External USB transceiver VMO output.RB3/AN9/CCP2/VPO24IRB3I/OTTLDigital I/O.AnalogAN9IAnalogCCP2 ⁽¹⁾ I/OSTCCP2 ⁽¹⁾ I/OVPOO-External USB transceiver VPO output.RB4I/OAN11IAN11IAnalogAnalogAnalog input 11.KB0IRB5/KB11/PGM26RB5I/ORB6(KB12/PGC27RB6(KB12/PGC27RB6(KB12/PGC27RB7I/ORB7I/ORB7I/ORB7 <tdi o<="" td="">RB7<tdi o<="" td="">RB7<</tdi></tdi></tdi></tdi></tdi></tdi></tdi></tdi></tdi></tdi></tdi>		22			
AN10 I Analog input 10. INT1 I ST External interrupt 1. SCK I/O ST Synchronous serial clock input/output for SPI mode. SCL I/O ST Synchronous serial clock input/output for SPI mode. RB2 I/O ST Synchronous serial clock input/output for I ² C mode. RB2 I/O TTL Digital I/O. AN8 I Analog input 8. INT2 I ST External interrupt 2. VMO O - External USB transceiver VMO output. RB3/AN9/CCP2/VPO 24 - External USB transceiver VMO output. RB3/AN9/CCP2/VPO 24 - - RB3 I/O TTL Digital I/O. AN9 I Analog Analog input 9. CCP2 ⁽¹⁾ I/O ST Capture 2 input/Compare 2 output/PWM 2 output. VPO O - External USB transceiver VPO output. RB4/AN11/KBI0 25 - - RB5/KB11/PGM 26 - - RB6/KB1/PGC 27 <t< td=""><td></td><td></td><td>I/O</td><td>TTL</td><td>Digital I/O.</td></t<>			I/O	TTL	Digital I/O.
SCK SCLI/OST I/OSynchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I2C mode.RB2/AN8/INT2/VMO23-RB2I/OTTLDigital I/O. Analog input 8.INT2IAnalogAnalog input 8.INT2ISTExternal interrupt 2.VMOO-External USB transceiver VMO output.RB3/AN9/CCP2/VPO24-RB3I/OTTLDigital I/O. AnalogAN9IAnalogCCP2(1)I/OSTCCP2(1)I/OSTVPOO-RB4/AN11/KBI025RB4I/OTTLNB5/KBI1/PGM26RB5I/OTTLNB6/KBI2/PGC27RB6I/OTTLNGMINGMI/ORB6/KBI2/PGC27RB7I/OTTLNGMI/ORB7/KBI3/PGD28RB7I/ORB7/KBI3/PGD28RB7I/ORB7/KBI3/PGD28RB7I/ORB7/KBI3/PGD28RB7I/ORB7I/OKB1IITTLDigital I/O.KB13IITTLNGMI/OTTLNGMRB7/KB13/PGD28RB7I/OKB13IINGDIRB7 <td></td> <td></td> <td>I</td> <td></td> <td>Analog input 10.</td>			I		Analog input 10.
SCLI/OSTSynchronous serial clock input/output for I²C mode.RB2/AN8/INT2/VMO23IRB2I/OTTLDigital I/O.AN8IIAnalogINT2ISTExternal interrupt 2.VMOOExternal USB transceiver VMO output.RB3/AN9/CCP2/VPO24RB3/AN9/CCP2/VPO24RB3/AN9/CCP2/VPO24RB3/AN9/CCP2/VPO24RB4I/OTTLAN9IAnalogAnalog input 9.CCP2(1)VOSTC2P2(1)OVPOORB4/AN11/KBI025RB4I/OTTLAN11IAN11IKBI01TTLDigital I/O.RB5/KBI1/PGM26RB5I/ORB6/KBI2/PGC27RB6I/ORB6/KBI2/PGC27RB6I/OKB12IPGCI/OTTLDigital I/O.KB12IPGCI/ORB7/KBI3/PGD28RB7I/OKB13ITTLDigital I/O.KB13ITTLDigital I/O.KB13ITTLDigital I/O.KB13ITTLDigital I/O.KB13ITTLDigital I/O.KB13IYO <td< td=""><td></td><td></td><td>-</td><td></td><td></td></td<>			-		
RB2/AN8/INT2/VMO 23 V TTL Digital I/O. RB2 I/O TTL Digital I/O. Analog input 8. INT2 I ST External interrupt 2. VMO O — External USB transceiver VMO output. RB3/AN9/CCP2/VPO 24 — External USB transceiver VMO output. RB3 I/O TTL Digital I/O. AN9 I Analog input 9. CCP2 ⁽¹⁾ VPO O — External USB transceiver VPO output. VPO O — External USB transceiver VPO output. RB4/AN11/KBI0 25 — — RB4/AN11/KBI0 25 — — RB4 I/O TTL Digital I/O. AN11 I Analog Analog input 11. KBI0 I TTL Interrupt-on-change pin. RB5/KBI1/PGM 26 — — RB6/KBI2/PGC 27 — — RB6/KBI2/PGC 27 — — RB6/KBI2/PGC 1 TTL Interrupt-on-change			-		Synchronous serial clock input/output for SPI mode.
RB2 AN8I/OTTLDigital I/O. Analog input 8.INT2 VMOISTExternal interrupt 2.VMOO-External USB transceiver VMO output.RB3/AN9/CCP2/VPO24-RB3I/OTTLDigital I/O. Analog input 9.CCP2 ⁽¹⁾ VPOI/OAnalogAnalog input 9.CCP2 ⁽¹⁾ VPOI/OSTCapture 2 input/Compare 2 output/PWM 2 output.RB4/AN11/KBI025-RB4/AN11/KBI025-RB5 KB10I/OTTLDigital I/O. Analog input 11.RB5/KBI1/PGM26-RB5 KB11 PGMI/OTTLDigital I/O. ITTLRB6/KB12/PGC27-RB6 KB12 PGCI/OTTLDigital I/O. ITTLRB6/KB12/PGD28-RB7/KB13/PGD28-RB7/KB13/PGD28-RB7 KB13 PGDI/OTTLDigital I/O. ITTLRB7/KB13/PGD28-RB7 KB13 PGDI/OTTLDigital I/O. ITTLRB7 KB13 PGDI/OTTLDigital I/O. ITTLRB7 KB13 PGDI/OTTLDigital I/O. ITTLRB7 KB13 PGDI/OTTLDigital I/O. ITTLRB7 KB13 PGDI/OTTLDigital I/O. ITTLRB7 KB13 PGDI/OTTLDigital I/O. In-Circuit Debugger and ICSP programming data pin.			1/0	51	Synchronous senal clock input/output for I-C mode.
AN8 INT2IAnalogAnalog input 8.INT2 VMOISTExternal interrupt 2.VMOO—External USB transceiver VMO output.RB3/AN9/CCP2/VPO24—RB3II/OTTLAN9 CCP2 ⁽¹⁾ IAnalogAN9 VPOIAnalogRB4/AN11/KBI025—RB4 AN11 KBI0IAnalogAN11 KBI0IAnalogRB5/KBI1/PGM26—RB5 KB11 PGMI/OTTLDigital I/O. KB11 PGMITTL PGCI/ORB6/KBI2/PGC27RB6 KB13/PGDI/ORB7/KBI3/PGD28RB7 KB13 PGDITTL KB13 PGDI/OTTL KB13 PGDIITTL TTL Digital I/O.RB7/KBI3/PGD28IIRB7 KB13 PGDIITTL TTL IITTL Digital I/O.RB7 KB13 PGDIITTL TTL Digital I/O.RB7 KB13 PGDII/OTTL TTL Digital I/O.RB7 KB13 PGDII/OTTL TTL Digital I/O.RB7 KB13 PGDII/OTTL TTL Digital I/O.RB7 KB13 PGDII/OTTL TTL Digital I/O.RB7 KB13 PGDII/OTTL TTL Digital I/O.R		23	1/0	דדו	
INT2 VMOISTExternal interrupt 2.VMO0External USB transceiver VMO output.RB3/AN9/CCP2/VPO24-RB3I/OTTLDigital I/O.AN9IAnalogCCP2 ⁽¹⁾ V/OSTCCP2 ⁽¹⁾ OExternal USB transceiver VPO output.VPOOORB4AN11/KBIO25RB4IAN11IAnalogAN11IKBIORB5/KBI1/PGM26RB5I/OTTLDigital I/O.RB6/KBI2/PGC27RB6/KBI2/PGC27RB6/KBI2/PGC27RB6/KBI2/PGC1TTLInterrupt-on-change pin.PGCI/OTTLDigital I/O.RB7/KBI3/PGD28RB7I/ORB7/KBI3/PGD28RB7I/ORB7I/ORB7I/OSTLDigital I/O.RB7/KBI3/PGD28RB7I/ORB7I/OSTLDigital I/O.RB7I/ORB7I/ORB7I/OSTLDigital I/O.RB7I/OSTLDigital I/O.RB7I/OSTInterrupt-on-change pin.PGDI/OSTInterrupt-on-change pin.PGDI/OSTInterrupt-on-change pin.I/OS					
VMOOExternal USB transceiver VMO output.RB3/AN9/CCP2/VPO24-RB3I/OTTLDigital I/O.AN9IAnalogAnalog input 9.CCP2 ⁽¹⁾ OSTCapture 2 input/Compare 2 output/PWM 2 output.VPOOExternal USB transceiver VPO output.RB4/AN11/KBI025-RB4I/OTTLDigital I/O.AN11IAnalogKBI0ITTLDigital I/O.RB5/KBI1/PGM26-RB6/KBI2/PGC27-RB6/KBI2/PGC27-RB6/KBI2/PGCITTLNB6/KBI3/PGD28-RB7I/OTTLDigital I/O.RB7/KBI3/PGD28-RB7I/OTTLDigital I/O.RB7I/OTTLInterrupt-on-change pin.PGDI/OTTLDigital I/O.RB7I/OTTLInterrupt-on-change pin.PGDI/OTTLInterrupt-on-change pin.PGDI/OTTLInterrupt-on-change pin.PGDI/OTTLInterrupt-on-change pin.PGDI/OTTLInterrupt-on-change pin.PGDI/OTTLInterrupt-on-change pin.PGDI/OTTLInterrupt-on-change pin.PGDI/OTTLInterrupt-on-change pin.PGDI/OTTLInterrupt-on-change pin.PGDI/OTTLInterrupt-o				-	
RB3 AN9 CCP2(1) VPOI/OTTLDigital I/O. Analog input 9. Capture 2 input/Compare 2 output/PWM 2 output. Capture 2 input/Compare 2 output/PWM 2 output. External USB transceiver VPO output.RB4/AN11/KBI025	VMO		0		
AN9 CCP2(1) VPOIAnalog I/OAnalog input 9. Capture 2 input/Compare 2 output/PWM 2 output.RB4/AN11/KBI025Capture 2 input/Compare 2 output/PWM 2 output.RB4/AN11/KBI025External USB transceiver VPO output.RB4I/OTTLDigital I/O.AN11IAnalog Analog input 11.KBI0ITTLInterrupt-on-change pin.RB5/KBI1/PGM26IRB5I/OTTLDigital I/O.KB11ITTLInterrupt-on-change pin.PGMI/OSTLow-Voltage ICSP™ Programming enable pin.RB6/KBI2/PGC27IRB6I/OTTLDigital I/O.KB12ITTLInterrupt-on-change pin.PGCI/OTTLDigital I/O.RB7/KBI3/PGD28IRB7I/OTTLDigital I/O.KB13I/OTTLDigital I/O.KB13 <tdi< td="">ITTLPGDI/OTTLNB7/KBI3/PGD28IRB7<tdi< td="">I/OTTLNB7/KBI3/PGDSTInterrupt-on-change pin.PGDI/OSTInterrupt-on-change pin.I/OSTInterrupt-on-change pin.PGDI/OTTLInterrupt-on-change pin.PGDSTI/OTTLNB7/KBI3/PGDSTRB7I/OTTLNB7I/ORB7I/OSTI/OSTI/O<!--</td--><td>RB3/AN9/CCP2/VPO</td><td>24</td><td></td><td></td><td></td></tdi<></tdi<>	RB3/AN9/CCP2/VPO	24			
CCP2(1) VPOI/OST OCapture 2 input/Compare 2 output/PWM 2 output. External USB transceiver VPO output.RB4/AN11/KBI025-RB4I/OTTLDigital I/O. Analog input 11. Interrupt-on-change pin.RB5/KBI1/PGM26-RB5I/OTTLDigital I/O. Interrupt-on-change pin.RB5/KBI1ITTLDigital I/O. Interrupt-on-change pin.PGMI/OTTLDigital I/O. Interrupt-on-change pin.RB6/KBI2/PGC27-RB6I/OTTLDigital I/O. Interrupt-on-change pin.RB6/KBI2/PGC27-RB6I/OTTLDigital I/O. Interrupt-on-change pin.RB6/KBI2/PGC27-RB7I/OTTLDigital I/O. In-Circuit Debugger and ICSP programming clock pin.RB7/KBI3/PGD28-RB7I/OTTLDigital I/O. In-Circuit Debugger and ICSP programming data pin.PGDI/OSTIn-Circuit Debugger and ICSP programming data pin.	RB3		I/O	TTL	Digital I/O.
VPOO—External USB transceiver VPO output.RB4/AN11/KBI025–RB4I/OTTLDigital I/O.AN11IAnalogKBI0ITTLInterrupt-on-change pin.RB5/KBI1/PGM26–RB5I/OTTLDigital I/O.RB5I/OTTLDigital I/O.RB5I/OTTLDigital I/O.RB6I/OTTLDigital I/O.RB6/KBI2/PGC27–RB6I/OTTLDigital I/O.RB6/KBI2/PGC27–RB6I/OTTLDigital I/O.RB6/KBI2/PGC27–RB6I/OTTLDigital I/O.RB7/KBI3/PGD28–RB7I/OTTLDigital I/O.RB7I/OTTLDigital I/O.RB7I/OTTLDigital I/O.KBI3IITTLPGDI/OSTInterrupt-on-change pin.PGDI/OSTInterrupt-on-change pin.					
RB4/AN11/KBI025I/OTTLDigital I/O.RB4II/OTTLDigital I/O.AN11IAnalogAnalog input 11.KBI0ITTLInterrupt-on-change pin.RB5/KBI1/PGM26IRB5I/OTTLDigital I/O.KB10ITTLDigital I/O.RB5I/OTTLDigital I/O.KB11ITTLInterrupt-on-change pin.PGMI/OSTLow-Voltage ICSP™ Programming enable pin.RB6/KBI2/PGC27IRB6I/OTTLDigital I/O.KB12II/OSTPGCI/OSTInterrupt-on-change pin.RB7/KBI3/PGD28IIRB7I/OTTLDigital I/O.KB13IITTLPGDI/OSTI/OSTInterrupt-on-change pin.PGDI/OSTInterrupt-on-change pin.RB7I/OSTInterrupt-on-change pin.PGDII/OTTLDigital I/O.KB13IITTLInterrupt-on-change pin.PGDI/OSTInterrupt-on-change pin.INCITTLInterrupt-on-change pin.PGDII/OSTInterrupt-on-change pin.				ST	
RB4 AN11 KBI0I/OTTLDigital I/O.AN11 KBI0IIAnalog TTLAnalog input 11. Interrupt-on-change pin.RB5/KBI1/PGM26IRB5 KB1 PGMII/OTTLDigital I/O. IITTLRB6/KBI2/PGC27RB6 KB12 PGCI/OTTLRB6/KBI2/PGC27RB6 KB12 PGCI/ORB7/KBI3/PGD28RB7 KB13 PGDI/OTTLI/OI/OTTLI/OTTLDigital I/O. STRB7 KB13 PGDI/OI/OTTLI/OTTLI/OTTLI/OSTRB7 KB13I/OI/OTTLI/OSTI/OTTLI/OSTI/OTTLDigital I/O. IRB7 KB13I/OTTLI/OSTI/OTTLI/OSTI/OTTLDigital I/O. IKB13 PGDII/OSTI/OSTI/OSTI/OSTI/OSTI/OSTI/OSTI/OSTI/OSTI/OSTI/OSTI/OSTI/OSTI/OSTI/OSTI/OSTI/OS			0	—	External USB transceiver VPO output.
AN11 KBI0IAnalog IAnalog TTLAnalog input 11. Interrupt-on-change pin.RB5/KBI1/PGM26IIRB5I/OTTLDigital I/O. IKB1ITTLInterrupt-on-change pin. I/OPGMITTLInterrupt-on-change pin. I/ORB6/KBI2/PGC27IRB6I/OTTLDigital I/O. Low-Voltage ICSP™ Programming enable pin.RB6/KBI2/PGC27IRB6I/OTTLDigital I/O. Interrupt-on-change pin. Incircuit Debugger and ICSP programming clock pin.RB7/KBI3/PGD28IIIRB7I/OTTLDigital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.PGDIIVOSTInterrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.		25		TT 1	Digital I/O
KBI0ITTLInterrupt-on-change pin.RB5/KBI1/PGM26I/OTTLDigital I/O.RB5I/OTTLI Digital I/O.KBI1IITTLInterrupt-on-change pin.PGMI/OSTLow-Voltage ICSP™ Programming enable pin.RB6/KBI2/PGC27IRB6I/OTTLDigital I/O.KBI2ITTLInterrupt-on-change pin.PGCI/OSTInterrupt-on-change pin.PGCI/OTTLInterrupt-on-change pin.RB7/KBI3/PGD28I/OTTLRB7I/OTTLDigital I/O.KBI3IITTLPGDI/OSTInterrupt-on-change pin.PGDI/OSTInterrupt-on-change pin.					
RB5/KBI1/PGM RB526I/OTTLDigital I/O.RB5I/OTTLInterrupt-on-change pin.PGMITTLInterrupt-on-change pin.PGMI/OSTLow-Voltage ICSP™ Programming enable pin.RB6/KBI2/PGC27IRB6I/OTTLDigital I/O.KBI2ITTLInterrupt-on-change pin.PGCI/OSTInterrupt-on-change pin.PGCI/OSTIncircuit Debugger and ICSP programming clock pin.RB7/KBI3/PGD28IRB7I/OTTLDigital I/O.KBI3IITTLPGDI/OSTI/OSTIncircuit Debugger and ICSP programming data pin.			-	•	
RB5 KBI1 PGMI/OTTLDigital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.RB6/KBI2/PGC27-RB6 KBI2 PGC1/OTTLDigital I/O. I TTLRB7 KBI3 PGD28-I/OTTLInterrupt-on-change pin. I TTLI/OSTInterrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.		26			
KBI1 PGMITTLInterrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.RB6/KBI2/PGC27IRB6 KBI2 PGCI/OTTLDigital I/O. I TTLPGCI/OTTLInterrupt-on-change pin. I TTLPGCI/OSTInterrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.RB7/KBI3/PGD28IRB7 KBI3 PGDITTLI/OTTLDigital I/O. Interrupt-on-change pin. Interrupt-on-change pin.RB7 KBI3 PGDITTLI/OSTInterrupt-on-change pin. Interrupt-on-change pin.I/OSTInterrupt-on-change pin. Interrupt-on-change pin.		20	I/O	TTL	Digital I/O.
RB6/KBI2/PGC27I/OTTLDigital I/O.RB6I/OTTLDigital I/O.KB12ITTLInterrupt-on-change pin.PGCI/OSTIn-Circuit Debugger and ICSP programming clock pin.RB7/KBI3/PGD28IRB7I/OTTLDigital I/O.KB13ITTLInterrupt-on-change pin.PGDI/OSTInterrupt-on-change pin.				TTL	Interrupt-on-change pin.
RB6 KBI2 PGCI/OTTLDigital I/O.PGCITTLInterrupt-on-change pin.RB7/KBI3/PGD28IRB7 KBI3 PGDI/OTTLDigital I/O.I/OTTLDigital I/O.I/OTTLDigital I/O.I/OTTLInterrupt-on-change pin.I/OTTLInterrupt-on-change pin.I/OSTInterrupt-on-change pin.I/OSTIncircuit Debugger and ICSP programming data pin.	PGM		I/O	ST	Low-Voltage ICSP™ Programming enable pin.
KBI2 PGCITTLInterrupt-on-change pin.PGCI/OSTIn-Circuit Debugger and ICSP programming clock pin.RB7/KBI3/PGD28IRB7I/OTTLDigital I/O.KBI3ITTLInterrupt-on-change pin.PGDI/OSTIn-Circuit Debugger and ICSP programming data pin.	RB6/KBI2/PGC	27			
PGCI/OSTIn-Circuit Debugger and ICSP programming clock pin.RB7/KBI3/PGD28IRB7I/OTTLDigital I/O.KBI3ITTLInterrupt-on-change pin.PGDI/OSTIn-Circuit Debugger and ICSP programming data pin.					
RB7/KBI3/PGD 28 I/O TTL Digital I/O. RB7 I/O TTL Digital I/O. KBI3 I TTL Interrupt-on-change pin. PGD I/O ST In-Circuit Debugger and ICSP programming data pin.					
RB7I/OTTLDigital I/O.KBI3ITTLInterrupt-on-change pin.PGDI/OSTIn-Circuit Debugger and ICSP programming data pin.			1/0	51	In-Circuit Debugger and ICSP programming clock pin.
KBI3 I TTL Interrupt-on-change pin. PGD I/O ST In-Circuit Debugger and ICSP programming data pin.		28		TT 1	Digital I/O
PGD I/O ST In-Circuit Debugger and ICSP programming data pin.					
$L_{MUS} = L_{MUS} = L_{M$		I mpatible in			CMOS = CMOS compatible input or output

TABLE 1-2: PIC18F2458/2553 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

	Pin Number	Pin	Buffer	Description			
Pin Name	SPDIP, SOIC	Туре	Туре	Description			
				PORTC is a bidirectional I/O port.			
RC0/T1OSO/T13CKI	11						
RC0		I/O	ST	Digital I/O.			
T1OSO		0	_	Timer1 oscillator output.			
T13CKI		I	ST	Timer1/Timer3 external clock input.			
RC1/T1OSI/CCP2/UOE	12						
RC1		I/O	ST	Digital I/O.			
T10SI		1	CMOS	Timer1 oscillator input.			
CCP2 ⁽²⁾		I/O	ST	Capture 2 input/Compare 2 output/PWM2 output.			
UOE		—	—	External USB transceiver OE output.			
RC2/CCP1	13						
RC2		I/O	ST	Digital I/O.			
CCP1		I/O	ST	Capture 1 input/Compare 1 output/PWM1 output.			
RC4/D-/VM	15						
RC4		1	TTL	Digital input.			
D-		I/O		USB differential minus line (input/output).			
VM		Ī	TTL	External USB transceiver VM input.			
RC5/D+/VP	16			· ·			
RC5	10		TTL	Digital input.			
D+		I/O		USB differential plus line (input/output).			
VP		0	TTL	External USB transceiver VP input.			
RC6/TX/CK	17						
RC6		I/O	ST	Digital I/O.			
TX		0	_	EUSART asynchronous transmit.			
CK		1/0	ST	EUSART synchronous clock (see RX/DT).			
RC7/RX/DT/SDO	18						
RC7		I/O	ST	Digital I/O.			
RX			ST	EUSART asynchronous receive.			
DT		I/O	ST	EUSART synchronous data (see TX/CK).			
SDO		0	—	SPI data out.			
RE3	_		_	See MCLR/VPP/RE3 pin.			
Vusb	14			Internal USB transceiver power supply.			
		0	_	When the internal USB regulator is enabled, VUSB is the			
				regulator output.			
		Р	—	When the internal USB regulator is disabled, VUSB is the			
				power input for the USB transceiver.			
Vss	8, 19	Р	—	Ground reference for logic and I/O pins.			
Vdd	20	Р	—	Positive supply for logic and I/O pins.			
Legend: TTL = TTL cor ST = Schmitt	npatible in Trigger in			CMOS = CMOS compatible input or output evels I = Input			

TABLE 1-2: PIC18F2458/2553 PINOUT I/O DESCRIPTIONS (CONTINUED)

O = Output

= Power

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

Pin Name	Pi	n Num	ber	Pin	Buffer	Description
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description
MCLR/VPP/RE3 MCLR	1	18	18	I	ST	Master Clear (input) or programming voltage (input). Master Clear (Reset) input. This pin is an active-low Reset to the device.
VPP RE3				P I	ST	Programming voltage input. Digital input.
OSC1/CLKI OSC1 CLKI	13	32	30	 	Analog Analog	, , , , , , , , , , , , , , , , , , , ,
OSC2/CLKO/RA6 OSC2	14	33	31	0	_	Oscillator crystal or clock output. Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode.
CLKO				0	_	In RC mode, OSC2 pin outputs CLKO which has 1/4 the frequency of OSC1 and denotes the instruction cycle rate.
RA6				I/O	TTL	General purpose I/O pin.
Legend: TTL = TTL c	•					CMOS = CMOS compatible input or output

TABLE 1-3: PIC18F4458/4553 PINOUT I/O DESCRIPTIONS

ST = Schmitt Trigger input with CMOS levels I 0 = Output

- = Input = Power Ρ

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

3: These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

Din Nama	Pi	n Numl	ber	Pin	Buffer	Description			
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description			
						PORTA is a bidirectional I/O port.			
RA0/AN0 RA0 AN0	2	19	19	I/O I	TTL Analog	Digital I/O. Analog input 0.			
RA1/AN1 RA1 AN1	3	20	20	I/O I	TTL Analog	Digital I/O. Analog input 1.			
RA2/AN2/Vref-/ CVref	4	21	21						
RA2 AN2 VREF- CVREF				I/O I I O	TTL Analog Analog Analog	Digital I/O. Analog input 2. A/D reference voltage (low) input. Analog comparator reference output.			
RA3/AN3/VREF+ RA3 AN3 VREF+	5	22	22	I/O I I	TTL Analog Analog	Digital I/O. Analog input 3. A/D reference voltage (high) input.			
RA4/T0CKI/C1OUT/ RCV	6	23	23						
RA4 T0CKI C1OUT RCV				I/O I O I	ST ST — TTL	Digital I/O. Timer0 external clock input. Comparator 1 output. External USB transceiver RCV input.			
RA5/AN4/ SS / HLVDIN/C2OUT	7	24	24						
RA5 AN4 SS HLVDIN C2OUT				I/O I I O	TTL Analog TTL Analog —	Digital I/O. Analog input 4. SPI slave select input. High/Low-Voltage Detect input. Comparator 2 output.			
RA6	—	—	—	_	—	See the OSC2/CLKO/RA6 pin.			
Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels I = Input O = Output P = Power									

PIC18E4458/4553 PINOUT I/O DESCRIPTIONS (CONTINUED) TABLE 1-3

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

3: These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

Pin Name Pin Number					Buffer	Description		
Pin Name	PDIP	QFN	TQFP	Pin Type	Туре	Description		
RB0/AN12/INT0/	33	9	8			PORTB is a bidirectional I/O port. PORTB can be soft- ware programmed for internal weak pull-ups on all inputs.		
FLT0/SDI/SDA RB0 AN12 INT0				I/O I I	TTL Analog ST	Digital I/O. Analog input 12. External interrupt 0.		
FLT0 SDI SDA RB1/AN10/INT1/SCK/	34	10	9	I I I/O	ST ST ST	Enhanced PWM Fault input (ECCP1 module). SPI data in. I ² C™ data I/O.		
SCL RB1 AN10	34	10	9	I/O I	TTL Analog	Digital I/O. Analog input 10.		
INT1 SCK SCL	05	44	10	 /0 /0	ST ST ST	External interrupt 1. Synchronous serial clock input/output for SPI mode. Synchronous serial clock input/output for I ² C mode.		
RB2/AN8/INT2/VMO RB2 AN8 INT2 VMO	35	11	10	I/O I I O	TTL Analog ST —	Digital I/O. Analog input 8. External interrupt 2. External USB transceiver VMO output.		
RB3/AN9/CCP2/VPO RB3 AN9 CCP2 ⁽¹⁾ VPO	36	12	11	I/O I I/O O	TTL Analog ST —	Digital I/O. Analog input 9. Capture 2 input/Compare 2 output/PWM 2 output. External USB transceiver VPO output.		
RB4/AN11/KBI0/CSSPP RB4 AN11 KBI0	37	14	14	I/O 	TTL Analog TTL	Digital I/O. Analog input 11. Interrupt-on-change pin.		
CSSPP RB5/KBI1/PGM RB5 KBI1 PGM	38	15	15	0 I/O I I/O	TTL TTL ST	SPP chip select control output. Digital I/O. Interrupt-on-change pin. Low-Voltage ICSP™ Programming enable pin.		
RB6/KBI2/PGC RB6 KBI2 PGC	39	16	16	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming clock pin.		
RB7/KBI3/PGD RB7 KBI3 PGD	40	17	17	I/O I I/O	TTL TTL ST	Digital I/O. Interrupt-on-change pin. In-Circuit Debugger and ICSP programming data pin.		
Legend: TTL = TTL compatible input CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels I = Input O = Output P = Power Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.								

TABLE 1-3 PIC18E4458/4553 PINOUT I/O DESCRIPTIONS (CONTINUED)

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

3: These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

Pin Name	Pi	n Num	ber	Pin	Buffer	Description		
	PDIP	QFN	TQFP	Туре	Туре	Description		
						PORTC is a bidirectional I/O port.		
RC0/T1OSO/T13CKI RC0	15	34	32	I/O	ST	Digital I/O.		
T10S0				0		Timer1 oscillator output.		
T13CKI				I	ST	Timer1/Timer3 external clock input.		
RC1/T1OSI/CCP2/ UOE	16	35	35					
RC1				I/O	ST	Digital I/O.		
T1OSI CCP2 ⁽²⁾				 /O	CMOS ST	Timer1 oscillator input.		
				0	51	Capture 2 input/Compare 2 output/PWM2 output. External USB transceiver OE output.		
RC2/CCP1/P1A	17	36	36	Ŭ				
RC2		00	00	I/O	ST	Digital I/O.		
CCP1				I/O	ST	Capture 1 input/Compare 1 output/PWM1 output.		
P1A				0	TTL	Enhanced CCP1 PWM output, channel A.		
RC4/D-/VM	23	42	42					
RC4					TTL	Digital input.		
D- VM				I/O I	TTL	USB differential minus line (input/output). External USB transceiver VM input.		
RC5/D+/VP	24	43	43					
RC5	24	43	43	1	TTL	Digital input.		
D+				I/O	_	USB differential plus line (input/output).		
VP				Ι	TTL	External USB transceiver VP input.		
RC6/TX/CK	25	44	44					
RC6				I/O	ST	Digital I/O.		
TX CK				0 I/O	ST	EUSART asynchronous transmit. EUSART synchronous clock (see RX/DT).		
RC7/RX/DT/SDO	26	1	1	1/0	51	EUSART Synchronous clock (see RADT).		
RC7	20	1		I/O	ST	Digital I/O.		
RX				1	ST	EUSART asynchronous receive.		
DT				I/O	ST	EUSART synchronous data (see TX/CK).		
SDO				0	—	SPI data out.		
Legend: TTL = TTL o						CMOS = CMOS compatible input or output		
	nitt Trigg	er inpu	t with CI	viOS le	vels I F	= Input P = Power		
O = Outp	ui				F			

TABLE 1-3: PIC18F4458/4553 PINOUT I/O DESCRIPTIONS (CONTINUED)

O= OutputP= PowerNote 1:Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

3: These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

• QFN 38 39 40	TQFP 38 39 40	Туре /О /О /О	Type ST TTL ST TTL	Description PORTD is a bidirectional I/O port or a Streaming Parallel Port (SPP). PORTD can be software programmed for internal weak pull-ups on all inputs. These pins have TTL input buffers when the SPP module is enabled. Digital I/O. Streaming Parallel Port data. Digital I/O.
39 40	39	I/O I/O	TTL ST	Parallel Port (SPP). PORTD can be software programmed for internal weak pull-ups on all inputs. These pins have TTL input buffers when the SPP module is enabled. Digital I/O. Streaming Parallel Port data. Digital I/O.
39 40	39	I/O I/O	TTL ST	Streaming Parallel Port data. Digital I/O.
40				
	40			Streaming Parallel Port data.
		1/O 1/O	ST TTL	Digital I/O. Streaming Parallel Port data.
41	41	I/O I/O	ST TTL	Digital I/O. Streaming Parallel Port data.
2	2	I/O I/O	ST TTL	Digital I/O. Streaming Parallel Port data.
3	3	I/O I/O O	ST TTL	Digital I/O. Streaming Parallel Port data. ECCP1 PWM output, channel B.
4	4	I/O I/O O	ST TTL	Digital I/O. Streaming Parallel Port data. ECCP1 PWM output, channel C.
5	5	I/O I/O O	ST TTL	Digital I/O. Streaming Parallel Port data. ECCP1 PWM output, channel D.
	3 4 5 stible inpu	3 3 4 4 5 5	2 2 1/0 1/0 1/0 3 3 1/0 1/0 1/0 0 4 4 1/0 1/0 0 0 5 5 5 1/0 1/0 1/0 0 0 0 1/0 1/0 0 0 0 1/0 1/	2 2 10 ST 1/O ST 1/O ST 1/O TTL 3 3 3 1/O ST 1/O TTL 0 4 4 4 1/O ST 1/O ST 1/O TTL 0 5 5 1/O ST 1/O ST 1/O ST 1/O TTL 0

TABLE 1-3: PIC18F4458/4553 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

3: These pins are No Connect unless the ICPRT Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the DEBUG Configuration bit is cleared.

Din Nomo	Pi	n Numl	ber	Pin Buffer		, Description			
Pin Name	PDIP	QFN	TQFP	Туре	Туре	Description			
	8	25	25			PORTE is a bidirectional I/O port.			
RE0/AN5/CK1SPP RE0 AN5 CK1SPP	0	20	25	I/O I O	ST Analog —	Digital I/O. Analog input 5. SPP clock 1 output.			
RE1/AN6/CK2SPP RE1 AN6 CK2SPP	9	26	26	I/O I O	ST Analog —	Digital I/O. Analog input 6. SPP clock 2 output.			
RE2/AN7/OESPP RE2 AN7 OESPP	10	27	27	I/O I O	ST Analog —	Digital I/O. Analog input 7. SPP output enable output.			
RE3		_	—	_	—	See MCLR/VPP/RE3 pin.			
Vss	12, 31	6, 30, 31	6, 29	Ρ	_	Ground reference for logic and I/O pins.			
Vdd	11, 32	7, 8, 28, 29	7, 28	Ρ	—	Positive supply for logic and I/O pins.			
Vusb	18	37	37	O P	_	Internal USB transceiver power supply. When the internal USB regulator is enabled, VUSB is the regulator output. When the internal USB regulator is disabled, VUSB is the power input for the USB transceiver.			
NC/ICCK/ICPGC ⁽³⁾ ICCK ICPGC	—	_	12	I/O I/O	ST ST	No Connect or dedicated ICD/ICSP™ port clock. In-Circuit Debugger clock. ICSP programming clock.			
NC/ICDT/ICPGD ⁽³⁾ ICDT ICPGD	-		13	I/O I/O	ST ST	No Connect or dedicated ICD/ICSP port clock. In-Circuit Debugger data. ICSP programming data.			
NC/ <u>ICRST</u> /ICVPP ⁽³⁾ ICRST ICVPP	—		33	l P	_	No Connect or dedicated ICD/ICSP port Reset. Master Clear (Reset) input. Programming voltage input.			
NC/ICPORTS ⁽³⁾ ICPORTS	_		34	Ρ		No Connect or 28-pin device emulation. Enable 28-pin device emulation when connected to Vss.			
NC	_	13	_			No Connect.			
Legend: TTL = TTL of ST = Schn O = Outp	nitt Trigg			VOS le					

TABLE 1-3: PIC18F4458/4553 PINOUT I/O DESCRIPTIONS (CONTINUED)

Note 1: Alternate assignment for CCP2 when CCP2MX Configuration bit is cleared.

2: Default assignment for CCP2 when CCP2MX Configuration bit is set.

3: These pins are No Connect unless the <u>ICPRT</u> Configuration bit is set. For NC/ICPORTS, the pin is No Connect unless ICPRT is set and the <u>DEBUG</u> Configuration bit is cleared.

2.0 **12-BIT ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE**

The Analog-to-Digital (A/D) Converter module has 10 inputs for the 28-pin devices and 13 for the 40-pin and 44-pin devices. This module allows conversion of an analog input signal to a corresponding 12-bit digital number.

The module has five registers:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register 0 (ADCON0)
- A/D Control Register 1 (ADCON1)
- A/D Control Register 2 (ADCON2)

The ADCON0 register, shown in Register 2-1, controls the operation of the A/D module. The ADCON1 register, shown in Register 2-2, configures the functions of the port pins. The ADCON2 register, shown in Register 2-3, configures the A/D clock source, programmed acquisition time and justification.

REGISTER 2-1:	ADCON0: A/D CONTROL REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit				•	mented bit, rea		
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkn	own
bit 7-6	Unimplemen	nted: Read as '	0'				
bit 5-2	CHS3:CHS0	: Analog Chanr	nel Select bits				
	0000 = Cha n	-					
	0001 = Chan	nel 1 (AN1)					
	0010 = Chan						
	0011 = Chan						
	0100 = Chan)				
		nel 5 (AN5) ^{(1,2} nel 6 (AN6) ^{(1,2}					
	0110 = Chan 0111 = Chan						
	1000 = Cha n		,				
	1000 – Cha n						
		nel 10 (AN10)					
		nel 11 (AN11)					
		nel 12 AN12					
	1101 = Unim	plemented ⁽²⁾					
	1110 = Unim						
	1111 = Unim	•					
bit 1		VD Conversion	Status bit				
	When ADON						
		ersion in progr	ess				
	0 = A/D Idle						
bit 0	ADON: A/D (
		verter module is					
		/erter module is	haldesib s				

Performing a conversion on unimplemented channels will return a floating input measurement.

	U-0		R/W-	0	R/W	-0	R/V	V-0	R	/W ⁽¹⁾		R/W	(1)	R/	W(1)
_	_		VCFG	61	VCF	G0	PCF	-G3	P	CFG2		PCFC	G1	PC	FG0
bit 7															bi
Legend:															
R = Readab	le bit	N	/ = Writ	able bi	t		U = U	nimple	menteo	d bit, re	ead as	'0'			
-n = Value a	t POR	'1	' = Bit i	s set			'0' = B	it is cle	eared		x :	= Bit is	s unkn	lown	
bit 7-6	Unimplemented: Read as '0'														
bit 5	VCFG1: Voltage Reference Configuration bit (VREF- source)														
	1 = VREF-	(AN2)													
	0 = V SS														
bit 4	VCFG0: V	-		ence C	onfigur	ation	bit (Vre	F+ SOL	urce)						
	1 = VREF+ 0 = VDD	(AN3)												
h it 0 0		0500					a a fir a la b	:1							
bit 3-0	PCFG3:P	GFG0	A/D P		ingurat	ion C						1	1		1
	PCFG3:	AN12	AN11	AN10	6	8	AN7 ⁽²⁾	AN6 ⁽²⁾	AN5 ⁽²⁾	4	3	2	Ξ	9	1
	PCFG0	A	A	AA	AN9	AN8	A	A	A	AN4	AN3	AN2	AN1	ANO	1
	₀₀₀₀ (1)	А	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	А	1
	0001	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	1
	0010	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	1
	0010														
	0011	D	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	
		D D	A D	A A	A A	A A	A A	A A	A A	A A	A A	A A	A A	A A	
	0011					A A	A A	A A	A A	A A	A A	A A	A A	A A	
	0011 0100 0101 0110	D	D D D	Α	A A D	A A A	A A A	A A A	A A A	A A A	A A A	A A A	A A A	A A A	
	0011 0100 0101	D D	D D	A D	A A	A A	A A	A A	A A	A A	A A	A A	A A	A A	
	0011 0100 0101 0110	D D D	D D D	A D D	A A D	A A A	A A A	A A A	A A A	A A A	A A A	A A A	A A A	A A A	
	0011 0100 0101 0110 0111(1)	D D D D	D D D D	A D D D	A A D D	A A A D	A A A A	A A A A	A A A A	A A A A	A A A A	A A A A A A	A A A A	A A A A	
	0011 0100 0101 0110 0111 ⁽¹⁾ 1000	D D D D D	D D D D D D D	A D D D	A D D D D D	A A D D	A A A D D D D	A A A A A	A A A A A D	A A A A A A	A A A A A A	A A A A A A	A A A A A A	A A A A A	
	0011 0100 0101 0110 0111(1) 1000 1001 1010 1011	D D D D D D D D D D	D D D D D D D D D	A D D D D D D D	A D D D D D D D	A A D D D D D D	A A A D D D D D	A A A A D D D D	A A A A A D D	A A A A A A A D	A A A A A A A	A A A A A A A	A A A A A A A A	A A A A A A A A	
	0011 0100 0101 0110 0111(1) 1000 1001 1010 1011 1100	D D D D D D D D D D D D	D D D D D D D D D D D	A D D D D D D D D D D	A D D D D D D D D D	A A D D D D D D D	A A A D D D D D D D D D	A A A A D D D D D	A A A A A D D D D	A A A A A A D D	A A A A A A A D	A A A A A A A A	A A A A A A A A	A A A A A A A A A	
	0011 0100 0101 0110 0111(1) 1000 1001 1010 1011 1100 1101	D D D D D D D D D D D D D D D	D D D D D D D D D D D D	A D D D D D D D D D D D D D	A D D D D D D D D D D D	A A D D D D D D D D D	A A A D D D D D D D D D D D	A A A A D D D D D D D D	A A A A A D D D D D D	A A A A A A D D D D	A A A A A A A D D	A A A A A A A A A D	A A A A A A A A A A	A A A A A A A A A A	
	0011 0100 0101 0110 0111(1) 1000 1001 1010 1011 1100	D D D D D D D D D D D D	D D D D D D D D D D D	A D D D D D D D D D D	A D D D D D D D D D	A A D D D D D D D	A A A D D D D D D D D D	A A A A D D D D D	A A A A A D D D D	A A A A A A D D	A A A A A A A D	A A A A A A A A	A A A A A A A A	A A A A A A A A A	

REGISTER 2-2: ADCON1: A/D CONTROL REGISTER 1

- **Note 1:** The Reset value of the PCFG bits depends on the value of the PBADEN Configuration bit. When PBADEN = 1, PCFG<3:0> = 0000; when PBADEN = 0, PCFG<3:0> = 0111.
 - 2: AN5 through AN7 are available only on 40-pin and 44-pin devices.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0
bit 7							bit (
Logondi							
Legend: R = Readab	le hit	W = Writable	hit	U = Unimpler	mented bit, read	1 as '0'	
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown
bit 7	ADFM: A/D R 1 = Right justi 0 = Left justifi		Select bit				
bit 6	•	eu ted: Read as '	0'				
bit 5-3	-	T0: A/D Acquis		loct hits			
	111 = 20 TAD 110 = 16 TAD 101 = 12 TAD 100 = 8 TAD 011 = 6 TAD 010 = 4 TAD 001 = 2 TAD 000 = 0 TAD ⁽¹))					
bit 2-0	111 = FRC (cl 110 = Fosc/6 101 = Fosc/1 100 = Fosc/4	6 ock derived fro 2	om A/D RC os	cillator) ⁽¹⁾			

REGISTER 2-3: ADCON2: A/D CONTROL REGISTER 2

Note 1: If the A/D FRC clock source is selected, a delay of one TcY (instruction cycle) is added before the A/D clock starts. This allows the SLEEP instruction to be executed before starting a conversion.

The analog reference voltage is software selectable to either the device's positive and negative supply voltage (VDD and Vss), or the voltage level on the RA3/AN3/ VREF+ and RA2/AN2/VREF-/CVREF pins.

The A/D Converter has a unique feature of being able to operate while the device is in Sleep mode. To operate in Sleep, the A/D conversion clock must be derived from the A/D's internal RC oscillator.

The output of the sample and hold is the input into the Converter, which generates the result via successive approximation.



A device Reset forces all registers to their Reset state. This forces the A/D module to be turned off and any conversion in progress is aborted.

Each port pin associated with the A/D Converter can be configured as an analog input or as a digital I/O. The ADRESH and ADRESL registers contain the result of the A/D conversion. When the A/D conversion is complete, the result is loaded into the ADRESH:ADRESL register pair, the GO/DONE bit (ADCON0 register) is cleared and the A/D Interrupt Flag bit, ADIF, is set. The block diagram of the A/D module is shown in Figure 2-1.



The value in the ADRESH:ADRESL registers is unknown following Power-on and Brown-out Resets, and is not affected by any other Reset.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding TRIS bits selected as an input. To determine acquisition time, see **Section 2.1 "A/D Acquisition Requirements"**. After this acquisition time has elapsed, the A/D conversion can be started. An acquisition time can be programmed to occur between setting the GO/DONE bit and the actual start of the conversion.

The following steps should be followed to perform an A/D conversion:

- 1. Configure the A/D module:
 - Configure analog pins, voltage reference and digital I/O (ADCON1)
 - Select A/D input channel (ADCON0)
 - Select A/D acquisition time (ADCON2)
 - Select A/D conversion clock (ADCON2)
 - Turn on A/D module (ADCON0)
- 2. Configure A/D interrupt (if desired):
 - · Clear ADIF bit
 - · Set ADIE bit
 - Set GIE bit
- 3. Wait the required acquisition time (if required).
- 4. Start conversion:
 - Set GO/DONE bit (ADCON0 register)

- 5. Wait for A/D conversion to complete, by either:
 - Polling for the GO/DONE bit to be cleared
 OR
 - Waiting for the A/D interrupt
- 6. Read A/D Result registers (ADRESH:ADRESL); clear bit ADIF, if required.
- 7. For next conversion, go to step 1 or step 2, as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2 TAD is required before the next acquisition starts.

FIGURE 2-2: A/D TRANSFER FUNCTION





2.1 A/D Acquisition Requirements

For the A/D Converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 2-3. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD). The source impedance affects the offset voltage at the analog input (due to pin leakage current). The maximum recommended impedance for analog sources is 2.5 kΩ. After the analog input channel is selected (changed), the channel must be sampled for at least the minimum acquisition time before starting a conversion.

Note:	When	the	conversion	is	started,	the
	holding	g capa	acitor is disco	nne	ected from	the
	input p	in.				

EQUATION 2-1: **ACQUISITION TIME** TACO = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient = TAMP + TC + TCOFF

EQUATION 2-2: A/D MINIMUM CHARGING TIME

VHOLD	=	$(\text{VREF} - (\text{VREF}/4096)) \cdot (1 - e^{(-\text{TC/CHOLD}(\text{Ric} + \text{Rss} + \text{Rs}))})$
or		
TC	=	-(Chold)(Ric + Rss + Rs) $\ln(1/4096)$

EQUATION 2-3: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

TACQ	=	TAMP + TC + TCOFF
TAMP	=	0.2 μs
TCOFF	=	(Temp – 25°C)(0.02 μs/°C) (85°C – 25°C)(0.02 μs/°C) 1.2 μs
Tempera	ture c	oefficient is only required for temperatures > 25°C. Below 25°C, TCOFF = 0 μ s.
Тс	=	-(CHOLD)(RIC + RSS + RS) $\ln(1/4096) \mu s$ -(25 pF) (1 k Ω + 4 k Ω + 2.5 k Ω) $\ln(0.0002441) \mu s$ 1.56 μs
Tacq	=	0.2 μs + 1.56 μs + 1.2 μs 2.96 μs

To calculate the minimum acquisition time, Equation 2-1 may be used. This equation assumes that 1/2 LSb error is used (4096 steps for the 12-bit A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified resolution.

Example 2-3 shows the calculation of the minimum required acquisition time, TACQ. This calculation is based on the following application svstem assumptions:

CHOLD	=	25 pF
Rs	=	2.5 kΩ
Conversion Error	\leq	1/2 LSb
Vdd	=	$3V \rightarrow Rss = 4 k\Omega$
Temperature	=	85°C (system max.)

2.2 Selecting and Configuring Acquisition Time

The ADCON2 register allows the user to select an acquisition time that occurs each time the GO/DONE bit is set. It also gives users the option to use an automatically determined acquisition time.

Acquisition time may be set with the ACQT2:ACQT0 bits (ADCON2<5:3>), which provides a range of 2 to 20 TAD. When the GO/DONE bit is set, the A/D module continues to sample the input for the selected acquisition time, then automatically begins a conversion. Since the acquisition time is programmed, there may be no need to wait for an acquisition time between selecting a channel and setting the GO/DONE bit.

Manual acquisition is selected when ACQT2:ACQT0 = 000. When the GO/DONE bit is set, sampling is stopped and a conversion begins. The user is responsible for ensuring the required acquisition time has passed between selecting the desired input channel and setting the GO/DONE bit. This option is also the default Reset state of the ACQT2:ACQT0 bits and is compatible with devices that do not offer programmable acquisition times.

In either case, when the conversion is completed, the GO/DONE bit is cleared, the ADIF flag is set and the A/D begins sampling the currently selected channel again. If an acquisition time is programmed, there is nothing to indicate if the acquisition time has ended or if the conversion has begun.

2.3 Selecting the A/D Conversion Clock

The A/D conversion time per bit is defined as TAD. The A/D conversion requires 13 TAD per 12-bit conversion. The source of the A/D conversion clock is software selectable. There are seven possible options for TAD:

- 2 Tosc
- 4 Tosc
- 8 Tosc
- 16 Tosc
- 32 Tosc
- 64 Tosc
- Internal RC Oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be as short as possible, but greater than the minimum TAD (see parameter 130 for more information).

Table 2-1 shows the resultant TAD times derived from the device operating frequencies and the A/D clock source selected.

TABLE 2-1: TAD vs. DEVICE OPERATING FREQUENCIES

A/D Clock Se	A/D Clock Source (TAD)					
Operation	ADCS2:ADCS0	Maximum Fosc				
2 Tosc	000	2.50 MHz				
4 Tosc	100	5.00 MHz				
8 Tosc	001	10.00 MHz				
16 Tosc	101	20.00 MHz				
32 Tosc	010	40.00 MHz				
64 Tosc	110	48.00 MHz				
RC ⁽¹⁾	x11	1.00 MHz ⁽²⁾				

Note 1: The RC source has a typical TAD time of 2.5 μ s.

2: For device frequencies above 1 MHz, the device must be in Sleep for the entire conversion or a Fosc divider should be used instead; otherwise, the A/D accuracy specification may not be met.

2.4 Operation in Power-Managed Modes

The selection of the automatic acquisition time and A/D conversion clock is determined in part by the clock source and frequency while in a power-managed mode.

If the A/D is expected to operate while the device is in a power-managed mode, the ADCS2:ADCS0 bits in ADCON2 should be updated in accordance with the clock source to be used. The ACQT2:ACQT0 bits do not need to be adjusted as the ADCS2:ADCS0 bits adjust the TAD time for the new clock speed. After entering the mode, an A/D acquisition or conversion may be started. Once started, the device should continue to be clocked by the same clock source until the conversion has been completed.

If desired, the device may be placed into the corresponding Idle mode during the conversion. If the device clock frequency is less than 1 MHz, the A/D RC clock source should be selected.

Operation in Sleep mode requires the A/D FRC clock to be selected. If bits ACQT2:ACQT0 are set to '000' and a conversion is started, the conversion will be delayed one instruction cycle to allow execution of the SLEEP instruction and entry to Sleep mode. The IDLEN bit (OSCCON<7>) must have already been cleared prior to starting the conversion.

2.5 Configuring Analog Port Pins

The ADCON1, TRISA, TRISB and TRISE registers all configure the A/D port pins. The port pins needed as analog inputs must have their corresponding TRIS bits set (input). If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS3:CHS0 bits and the TRIS bits.

- Note 1: When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level). Analog conversion on pins configured as digital pins can be performed. The voltage on the pin will be accurately converted.
 - 2: Analog levels on any pin defined as a digital input may cause the digital input buffer to consume current out of the device's specification limits.
 - 3: The PBADEN bit in Configuration Register 3H configures PORTB pins to reset as analog or digital pins by controlling how the PCFG3:PCFG0 bits in ADCON1 are reset.

2.6 A/D Conversions

Figure 2-4 shows the operation of the A/D Converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are cleared. A conversion is started after the following instruction to allow entry into Sleep mode before the conversion begins.

Figure 2-5 shows the operation of the A/D Converter after the GO/DONE bit has been set and the ACQT2:ACQT0 bits are set to '010', and selecting a 4 TAD acquisition time before the conversion starts.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D Result register pair will NOT be updated with the partially completed A/D conversion sample. This means the ADRESH:ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is completed or aborted, a 2 TcY wait is required before the next acquisition can be started. After this wait, acquisition on the selected channel is automatically started.

Note:	The GO/DONE bit should NOT be set in
	the same instruction that turns on the A/D.
	Code should wait at least 2 µs after
	enabling the A/D before beginning an
	acquisition and conversion cycle.

2.7 Discharge

The discharge phase is used to initialize the value of the holding capacitor. The array is discharged before every sample. This feature helps to optimize the unity gain amplifier, as the circuit always needs to charge the capacitor array, rather than charge/discharge based on previous measure values.

FIGURE 2-4: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 000, TACQ = 0)



FIGURE 2-5: A/D CONVERSION TAD CYCLES (ACQT<2:0> = 010, TACQ = 4 TAD)



2.8 Use of the CCP2 Trigger

An A/D conversion can be started by the Special Event Trigger of the CCP2 module. This requires that the CCP2M3:CCP2M0 bits (CCP2CON<3:0>) be programmed as '1011' and that the A/D module is enabled (ADON bit is set). When the trigger occurs, the GO/ DONE bit will be set, starting the A/D acquisition and conversion, and the Timer1 (or Timer3) counter will be reset to zero. Timer1 (or Timer3) is reset to automatically repeat the A/D acquisition period with minimal software overhead (firmware must move ADRESH:ADRESL to the desired location). The appropriate analog input channel must be selected and the minimum acquisition period is either timed by the user, or an appropriate TACQ time selected before the Special Event Trigger sets the GO/DONE bit (starts a conversion).

If the A/D module is not enabled (ADON is cleared), the Special Event Trigger will be ignored by the A/D module, but will still reset the Timer1 (or Timer3) counter.

Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset Values on Page:
INTCON	GIE/GIEH	PEIE/GIEL	TMR0IE	INT0IE	RBIE	TMR0IF	INT0IF	RBIF	(4)
PIR1	SPPIF ⁽¹⁾	ADIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	(4)
PIE1	SPPIE ⁽¹⁾	ADIE	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	(4)
IPR1	SPPIP ⁽¹⁾	ADIP	RCIP	TXIP	SSPIP	CCP1IP	TMR2IP	TMR1IP	(4)
PIR2	OSCFIF	CMIF	USBIF	EEIF	BCLIF	HLVDIF	TMR3IF	CCP2IF	(4)
PIE2	OSCFIE	CMIE	USBIE	EEIE	BCLIE	HLVDIE	TMR3IE	CCP2IE	(4)
IPR2	OSCFIP	CMIP	USBIP	EEIP	BCLIP	HLVDIP	TMR3IP	CCP2IP	(4)
ADRESH	A/D Result	Register Hig	gh Byte						(4)
ADRESL	A/D Result	Register Lov	w Byte						(4)
ADCON0	—	_	CHS3	CHS2	CHS1	CHS0	GO/DONE	ADON	21
ADCON1	_	_	VCFG1	VCFG0	PCFG3	PCFG2	PCFG1	PCFG0	22
ADCON2	ADFM	_	ACQT2	ACQT1	ACQT0	ADCS2	ADCS1	ADCS0	23
PORTA	_	RA6 ⁽²⁾	RA5	RA4	RA3	RA2	RA1	RA0	(4)
TRISA	_	TRISA6 ⁽²⁾	PORTA Da	ta Direction (Control Reg	ister			(4)
PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	(4)
TRISB	PORTB Dat	a Direction (Control Regi	ster					(4)
LATB	PORTB Dat	a Latch Reg	ister (Read	and Write to	Data Latch))			(4)
PORTE ⁽¹⁾	RDPU	—	_		RE3 ⁽³⁾	RE2 ⁽¹⁾	RE1 ⁽¹⁾	RE0 ⁽¹⁾	(4)
TRISE ⁽¹⁾	—	—	—	—	—	TRISE2	TRISE1	TRISE0	(4)
LATE ⁽¹⁾						PORTE Da	ta Latch Re	gister	(4)

TABLE 2-2: REGISTERS ASSOCIATED WITH A/D OPERATION

Legend: — = unimplemented, read as '0'. Shaded cells are not used for A/D conversion.

Note 1: These registers and/or bits are not implemented on 28-pin devices and are read as '0'.

2: RA6 and its associated latch and data direction bits are enabled as I/O pins based on oscillator configuration; otherwise, they are read as '0'.

3: RE3 port bit is available only as an input pin when the MCLRE Configuration bit is '0'.

4: For these Reset values, see the "PIC18F2455/2550/4455/4550 Data Sheet".

3.0 SPECIAL FEATURES OF THE CPU

Note:	For additional details on the Con-
	figuration bits, refer to the
	"PIC18F2455/2550/4455/4550 Data Sheet",
	Section 25.1 "Configuration Bits". Device
	ID information presented in this section is for
	PIC18F2458/2553/4458/4553 only.

PIC18F2458/2553/4458/4553 devices include several features intended to maximize reliability and minimize cost through elimination of external components. These include:

DEVICE IDs

Device ID Registers

TABLE 3-1:

3.1 Device ID Registers

The Device ID registers are "read-only" registers. They identify the device type and revision to device programmers, and can be read by firmware using table reads.

File	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Default/ Unprogrammed Value
3FFFFEh	DEVID1	DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0	xxxx xxxx(1)
3FFFFFh	DEVID2	DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	xxxx xxxx(1)

Legend: x = unknown, u = unchanged

Note 1: See Register 3-1 and Register 3-2 for DEVID values. DEVID registers are read-only and cannot be programmed by the user.

REGISTER 3-1: DEVID1: DEVICE ID REGISTER 1 FOR PIC18F2458/2553/4458/4553 DEVICES

R	R	R	R	R	R	R	R
DEV2	DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 7	•						bit 0
Legend:							
R = Read-only	bit	P = Programm	nable bit	U = Unimpler	nented bit, read	as '0'	
-n = Value whe	n device is unp	programmed		u = Unchang	ed from progran	nmed state	
bit 7-5	DEV2:DEV0:	Device ID bits					
	See Register	3-2 for a comp	lete listing.				

	occ register o z for a complete listing.
bit 4-0	REV3:REV0: Revision ID bits
	The set bits and used to indicate the device set.

These bits are used to indicate the device revision.

REGISTER 3-2: DEVID2: DEVICE ID REGISTER 2 FOR PIC18F2458/2553/4458/4553 DEVICES

R	R	R	R	R	R	R	R
DEV10	DEV9	DEV8	DEV7	DEV6	DEV5	DEV4	DEV3
bit 7							bit 0

Legend:

R = Read-only bit	P = Programmable bit	U = Unimplemented bit, read as '0'
-n = Value when device is ur	nprogrammed	u = Unchanged from programmed state

bit 7-0 DEV10:DEV3: Device ID bits

DEV10:DEV3 (DEVID2<7:0>)	DEV2:DEV0 (DEVID1<7:5>)	Device
0010 1010	011	PIC18F2458
0010 1010	010	PIC18F2553
0010 1010	001	PIC18F4458
0010 1010	000	PIC18F4553

4.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings (†)

Ambient temperature under bias	40°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD and MCLR)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +13.25V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin	250 mA
Input clamp current, Iк (Vi < 0 or Vi > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports	200 mA

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD $- \sum$ IOH} + \sum {(VDD - VOH) x IOH} + \sum (VOL x IOL)

2: Voltage spikes below Vss at the MCLR/VPP/RE3 pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP/ RE3 pin, rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.





FIGURE 4-2: PIC18LF2458/2553/4458/4553 VOLTAGE-FREQUENCY GRAPH (INDUSTRIAL)

TABLE 4-1:A/D CONVERTER CHARACTERISTICS: PIC18F2458/2553/4458/4553 (INDUSTRIAL)PIC18LF2458/2553/4458/4553 (INDUSTRIAL)

Param No.	Sym	Characteristic	Min	Тур	Max	Units		Conditions
A01	NR	Resolution	-	—	12	bit		$\Delta V \text{REF} \geq 3.0 V$
A03	EIL	Integral Linearity Error	_	±1	±2.0	LSB	VDD = 3.0V	$\Delta VREF \ge 3.0V$
			_	_	±2.0	LSB	VDD = 5.0V	
A04	Edl	Differential Linearity Error	_	±1	+1.5/-1.0	LSB	VDD = 3.0V	$\Delta VREF \ge 3.0V$
			_		+1.5/-1.0	LSB	VDD = 5.0V	
A06	EOFF	Offset Error	_	±1	±5	LSB	VDD = 3.0V	$\Delta VREF \ge 3.0V$
			_		±3	LSB	VDD = 5.0V	
A07	Egn	Gain Error	_	±1	±1.25	LSB	VDD = 3.0V	$\Delta VREF \ge 3.0V$
			_	_	±2.00	LSB	VDD = 5.0V	
A10	_	Monotonicity	Gu	uarantee	d ⁽¹⁾	_		$VSS \leq VAIN \leq VREF$
A20	$\Delta VREF$	Reference Voltage Range (VREFH – VREFL)	3	—	Vdd – Vss	V		For 12-bit resolution
A21	Vrefh	Reference Voltage High	Vss + 3.0V		VDD + 0.3V	V		For 12-bit resolution
A22	Vrefl	Reference Voltage Low	Vss – 0.3V		VDD - 3.0V	V		For 12-bit resolution
A25	VAIN	Analog Input Voltage	VREFL		VREFH	V		
A30	Zain	Recommended Impedance of Analog Voltage Source		—	2.5	kΩ		
A50	IREF	VREF Input Current ⁽²⁾		_	5 150	μΑ μΑ		During VAIN acquisition. During A/D conversion cycle.

Note 1: The A/D conversion result never decreases with an increase in the input voltage and has no missing codes.

2: VREFH current is from the RA3/AN3/VREF+ pin or VDD, whichever is selected as the VREFH source. VREFL current is from the RA2/AN2/VREF-/CVREF pin or VSS, whichever is selected as the VREFL source.



TABLE 4-2:A/D CONVERSION REQUIREMENTS

Param No.	Symbol	Characte	eristic	Min	Мах	Units	Conditions
130	Tad	A/D Clock Period	PIC18FXXXX	0.8	12.5 ⁽¹⁾	μS	Tosc based, VREF \geq 3.0V
			PIC18LFXXXX	1.4	25.0 ⁽¹⁾	μS	VDD = 3.0V; Tosc based, VREF full range
			PIC18FXXXX		1	μS	A/D RC mode
			PIC18LFXXXX	_	3	μS	VDD = 3.0V; A/D RC mode
131	TCNV	Conversion Time (not including acquisition time) ⁽²⁾		13	14	Tad	
132	TACQ	Acquisition Time ⁽³⁾		1.4	_	μS	
135	Tswc	Switching Time from Convert \rightarrow Sample		_	(Note 4)		
137	TDIS	Discharge Time		0.2	—	μS	

Note 1: The time of the A/D clock period is dependent on the device frequency and the TAD clock divider.

2: ADRES registers may be read on the following TCY cycle.

3: The time for the holding capacitor to acquire the "New" input voltage when the voltage changes full scale after the conversion (VDD to Vss or Vss to VDD). The source impedance (Rs) on the input channels is 50Ω.

4: On the following cycle of the device clock.

5.0 PACKAGING INFORMATION

For packaging information, see the *"PIC18F2455/2550/4455/4550 Data Sheet"* (DS39632).

NOTES:

APPENDIX A: REVISION HISTORY

Revision A (May 2007)

Original data sheet for the PIC18F2458/2553/4458/ 4553 devices.

Revision B (June 2007)

Changes to Figure 4-2: PIC18LF2458/2553/4458/4553 Voltage-Frequency Graph (Industrial).

Revision C (October 2009)

Removed "Preliminary" marking.

APPENDIX B: DEVICE DIFFERENCES

The differences between the devices listed in this data sheet are shown in Table B-1.

Features	PIC18F2458	PIC18F2553	PIC18F4458	PIC18F4553
Program Memory (Bytes)	24576	32768	24576	32768
Program Memory (Instructions)	12288	16384	12288	16384
Interrupt Sources	19	19	20	20
I/O Ports	Ports A, B, C, (E)	Ports A, B, C, (E)	Ports A, B, C, D, E	Ports A, B, C, D, E
Capture/Compare/PWM Modules	2	2	1	1
Enhanced Capture/Compare/ PWM Modules	0	0	1	1
Parallel Communications (SPP)	No	No	Yes	Yes
12-Bit Analog-to-Digital Module	10 Input Channels	10 Input Channels	13 Input Channels	13 Input Channels
Packages	28-Pin SPDIP 28-Pin SOIC	28-Pin SPDIP 28-Pin SOIC	40-Pin PDIP 44-Pin TQFP 44-Pin QFN	40-Pin PDIP 44-Pin TQFP 44-Pin QFN

TABLE B-1:DEVICE DIFFERENCES

APPENDIX C: MIGRATION FROM MID-RANGE TO ENHANCED DEVICES

A detailed discussion of the differences between the mid-range MCU devices (i.e., PIC16CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN716, "Migrating Designs from PIC16C74A/74B to PIC18C442"*. The changes discussed, while device specific, are generally applicable to all mid-range to enhanced device migrations.

This Application Note is available as Literature Number DS00716.

APPENDIX D: MIGRATION FROM HIGH-END TO ENHANCED DEVICES

A detailed discussion of the migration pathway and differences between the high-end MCU devices (i.e., PIC17CXXX) and the enhanced devices (i.e., PIC18FXXX) is provided in *AN726, "PIC17CXXX to PIC18CXXX Migration"*.

This Application Note is available as Literature Number DS00726.

INDEX

Α	
A/D	21
A/D Converter Interrupt, Configuring	
Acquisition Requirements	
ADCON0 Register	
ADCON1 Register	21
ADCON2 Register	21
ADRESH Register	21, 24
ADRESL Register	21
Analog Port Pins, Configuring	
Associated Registers	30
Calculating the Minimum Required Acquisition	Time . 26
Configuring the Module	
Conversion Clock (TAD)	27
Conversion Status (GO/DONE Bit)	24
Conversions	29
Converter Characteristics	35
Discharge	29
Operation in Power-Managed Modes	
Selecting and Configuring Acquisition Time	27
Special Event Trigger (CCP)	30
Use of the CCP2 Trigger	
Absolute Maximum Ratings	33
ADCON0 Register	
GO/DONE Bit	24
ADCON1 Register	21
ADCON2 Register	
ADRESH Register	
ADRESL Register	21, 24
Analog-to-Digital Converter. See A/D.	

В

Block Diagrams

A/D	24
Analog Input Model	
PIC18F2458/2553	9
PIC18F4458/4553	10

С

Compare (CCP Module)	
Special Event Trigger	30
Customer Change Notification Service	43
Customer Notification Service	43
Customer Support	43

D

Device Differences	
Device ID Registers	31
Device Overview	7
Other Special Features	7

Е

Electrical Characteristics	
A/D Acquisition Time	
A/D Minimum Charging Time	
Errata	6
I	
Internet Address	
Interrupt Sources	
A/D Conversion Complete	25

Μ

Microchip Internet Web Site	
Migration from High-End to Enhanced Devices	
Migration from Mid-Range to Enhanced Devices	40
Р	
-	
Packaging Information	37
Pin Functions	
MCLR/VPP/RE3	11
MCLR/VPP/RE3	
NC/ICCK/ICPGC	
NC/ICDT/ICPGD	
NC/ICPORTS	
NC/ICRST/ICVPP	
OSC1/CLKI	
OSC2/CLKO/RA6 11,	
RA0/AN0 12,	
RA1/AN1 12,	
RA2/AN2/VREF-/CVREF12,	16
RA3/AN3/VREF+ 12,	
RA4/T0CKI/C1OUT/RCV 12,	16
RA5/AN4/SS/HLVDIN/C2OUT	16
RB0/AN12/INT0/FLT0/SDI/SDA	
RB1/AN10/INT1/SCK/SCL	
RB2/AN8/INT2/VMO	
RB3/AN9/CCP2/VPO	
RB4/AN11/KBI0	
RB4/AN11/KBI0/CSSPP	
RB5/KBI1/PGM 13,	
RB6/KBI2/PGC 13,	
RB7/KBI3/PGD 13,	17
RC0/T1OSO/T13CKI 14,	
RC1/T1OSI/CCP2/UOE 14,	18
RC2/CCP1	
RC2/CCP1/P1A	
RC4/D-/VM	
RC5/D+/VP 14,	
RC6/TX/CK 14,	
RC7/RX/DT/SDO	
RD0/SPP0	
RD1/SPP1	
RD2/SPP2	
RD3/SPP3	19
RD4/SPP4	19
RD5/SPP5/P1B	
RD6/SPP6/P1C	19
RD7/SPP7/P1D	19
RE0/AN5/CK1SPP	20
RE1/AN6/CK2SPP	
RE2/AN7/OESPP	
VDD	
,	
Vss	
VUSB	20
Pinout I/O Descriptions	
PIC18F2458/2553	
PIC18F4458/4553	15
Power-Managed Modes	
and A/D Operation	28
R	
Reader Response	44
Registers	
ADCON0 (A/D Control 0)	21

ADCON1 (A/D Control 1)
S
Special Features of the CPU
т
Timing Diagrams
A/D Conversion36
Timing Diagrams and Specifications
A/D Conversion Requirements
W
WWW Address
WWW, On-Line Support6

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent
RE:	Reader Response	
From	: Name	
	Address	
	City / State / ZIP / Country	
	Telephone: ()	FAX: ()
Appli	ication (optional):	
Wou	ld you like a reply?YN	
Devi	ce: PIC18F2458/2553/4458/4553	Literature Number: DS39887C
Ques	stions:	
1. V	What are the best features of this doc	ument?
_		
_		
2. H	How does this document meet your ha	ardware and software development needs?
-		
- -	De very find the expenientian of this de	
3. E	Do you find the organization of this do	cument easy to follow ? If hot, why?
-		
4. V	What additions to the document do yo	ou think would enhance the structure and subject?
_		
_		
5. V	What deletions from the document co	uld be made without affecting the overall usefulness?
_		
-		
6. I	s there any incorrect or misleading in	formation (what and where)?
-		
	low would you improve this do	540
7. H	How would you improve this documer	ι <i>ι</i> (
-		
-		

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO.	x <u>xx xxx</u>	Examples:
Device	Temperature Package Pattern Range	 a) PIC18LF4553-I/P 301 = Industrial temp., PDIP package, Extended VDD limits, QTP pattern #301. b) PIC18LF2458-I/SO = Industrial temp., SOIC
Device	PIC18F2458/2553 ⁽¹⁾ , PIC18F4458/4553 ⁽¹⁾ , PIC18F2458/2553T ⁽²⁾ , PIC18F4458/4553T ⁽²⁾ ; VDD range 4.2V to 5.5V PIC18LF2458/2553 ⁽¹⁾ , PIC18LF4458/4553T ⁽¹⁾ , PIC18LF2458/2553T ⁽²⁾ , PIC18LF4458/4553T ⁽²⁾ ; VDD range 2.0V to 5.5V	 package, Extended VDD limits. c) PIC18F4458-I/P = Industrial temp., PDIP package, normal VDD limits.
Temperature Range	I = -40° C to $+85^{\circ}$ C (Industrial) E = -40° C to $+125^{\circ}$ C (Extended)	
Package	PT = TQFP (Thin Quad Flatpack) SO = SOIC SP = Skinny PDIP P = PDIP ML = QFN	Note 1:F=Standard Voltage RangeLF=Wide Voltage Range2:T=In tape and reel TQFP packages only.
Pattern	QTP, SQTP, Code or Special Requirements (blank otherwise)	



WORLDWIDE SALES AND SERVICE

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Cleveland Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4080

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

03/26/09