

Data Sheet

FEATURES

Low power dissipation AD7988-1 400 µW at 100 kSPS (VDD only) 700 µW at 100 kSPS (total) AD7988-5 2 mW at 500 kSPS (VDD only) 3.5 mW at 500 kSPS (total) 16-bit resolution with no missing codes Throughput: 100 kSPS/500 kSPS options INL: ±0.6 LSB typical, ±1.25 LSB maximum SINAD: 91.5 dB at 10 kHz THD: -114 dB at 10 kHz Pseudo differential analog input range 0 V to VREF with VREF from 2.5 V to 5.0 V No pipeline delay Single-supply 2.5 V operation with 1.8 V/2.5 V/3 V/5 V logic interface Proprietary SPI-/QSPI[™]-/MICROWIRE[™]-/DSP-compatible serial interface **Daisy-chain multiple ADCs** 10-lead MSOP and 10-lead, 3 mm × 3 mm LFCSP, same space as SOT-23 Wide operating temperature range: -40°C to +125°C APPLICATIONS

Battery-powered equipment Low power data acquisition systems Portable medical instruments ATE equipment Data acquisitions Communications

16-Bit Lower Power PuISAR ADCs in MSOP/LFCSP

AD7988-1/AD7988-5

GENERAL DESCRIPTION

The AD7988-1/AD7988-5¹ are 16-bit, successive approximation, analog-to-digital converters (ADC) that operate from a single power supply, VDD. The AD7988-1 offers a 100 kSPS throughput, and the AD7988-5 offers a 500 kSPS throughput. They are low power, 16-bit sampling ADCs with a versatile serial interface port. On the CNV rising edge, they sample an analog input, IN+, between 0 V to V_{REF} with respect to a ground sense, IN–. The reference voltage, REF, is applied externally and can be set independent of the supply voltage, VDD.

The SPI-compatible serial interface also features the ability to daisy-chain several ADCs on a single 3-wire bus using the SDI input. It is compatible with 1.8 V, 2.5 V, 3 V, or 5 V logic using the separate supply, VIO.

The AD7988-1/AD7988-5 generics are housed in a 10-lead MSOP or a 10-lead LFCSP with operation specified from -40° C to $+125^{\circ}$ C.

Table 1. MSOP, LFCSP, LGA 14-/16-/18-/20-Bit Precision
SAR ADCs and Integrated SAR ADC µModules®

Bits	100 kSPS	250 kSPS	400 kSPS to 500 kSPS	≥1000 kSPS	µModule Data Acquisition System
20 ¹				AD4020 ²	
18 ¹	AD7989-1 ²	AD7691 ²	AD4011 ²	AD4003 ²	
			AD7690 ²	AD4007 ²	
			AD7989-5 ²	AD7982 ²	
				AD7984 ²	
16 ¹	AD7684	AD7687 ²	AD7688 ²	AD4001 ²	
			AD7693 ²	AD4005 ²	
			AD7916 ²	AD7915 ²	
16 ³	AD7680	AD7685 ²	AD7686 ²	AD4000 ²	ADAQ7980
	AD7683	AD7694	AD7988-5 ²	AD4004 ²	ADAQ7988
	AD7988-1 ²		AD4008 ²	AD7980 ²	
				AD7983 ²	
14 ³	AD7940	AD7942 ²	AD7946 ²		

¹ True differential.

² Pin-for-pin compatible.

³ Pseudo differential.

¹ Protected by U.S. Patent 6,703,961.

Rev. G

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features 1
Applications1
General Description
Revision History
Typical Application Circuit
Specifications
Timing Specifications
Absolute Maximum Ratings
ESD Caution
Pin Configurations and Function Descriptions
Terminology 10
Typical Performance Characteristics
Theory of Operation
Circuit Information15
Converter Operation15

REVISION HISTORY

10/2017—Rev. F to Rev. G

Changes to Features Section and Table 1	1
Moved Typical Application Circuit Section and Figure 1	3
Changes to Figure 5	9
Updated Outline Dimensions	. 23
Changes to Ordering Guide	24

4/2016-Rev. E to Rev. F

Changed AD7988-x to AD7988-1/AD7988-5	Throughout
Changes to Table 1	1
Changes to Table 2	3
Changes to Table 3	
Changes to Table 4	5
Added Table 5: Renumbered Sequentially	6
Changes to Figure 29	14
Changes to Table 9	
Changes to Voltage Reference Input Section	
Changes to Figure 35	
Changes to Figure 37	
Changes to Ordering Guide	

8/2014—Rev. D to Rev. E

Deleted QFN Throughout	
Changed Typical Application Diagram Section to Typical	
Application Circuit Section	
Changes to Features Section	
Added Patent Note, Note 1 1	

Typical Connection Diagram	16
Analog Inputs	17
Driver Amplifier Choice	17
Voltage Reference Input	18
Power Supply	18
Digital Interface	18
CS Mode, 3-Wire	19
CS Mode 4-Wire	20
Chain Mode	21
Applications Information	22
Interfacing to Blackfin® DSP	22
Layout	22
Evaluating the Performance of the AD7988-1/AD7988-5 ?	22
Outline Dimensions	23
Ordering Guide	24

Changes to Table 1	1
Changes to AC Accuracy Parameter, Table 2	3
Changed nA to µA, Standby Current Parameter, Unit Colur	nn,
Table 3	4
Changes to Table 8	16
Changes to Power Supply Section	17
Updated Outline Dimensions	22

8/2013-Rev. C to Rev. D

Changes to Features Section	1
Changes to Table 3	4
Updated Outline Dimensions	
Changes to Ordering Guide	
8/2012—Rev. B to Rev. C	
Changes to Ordering Guide	23
5/2012—Rev. A to Rev. B	
Changes to Table 3	4
Updated Outline Dimensions	22
2/2012—Rev. 0 to Rev. A	
Added LFCSP Thermal Impedance Values	7
Updated Outline Dimensions	
Changes to Ordering Guide	

2/2012—Revision 0: Initial Version

TYPICAL APPLICATION CIRCUIT



SPECIFICATIONS

VDD = 2.5 V, VIO = 1.71 V to 5.5 V, V_{REF} = 5 V, T_A = -40°C to +125°C, unless otherwise noted.

Table 2.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
RESOLUTION		16			Bits
ANALOG INPUT					
Voltage Range	IN+-IN-	0		VREF	V
Absolute Input Voltage	IN+	-0.1		$V_{REF} + 0.1$	V
	IN–	-0.1		+0.1	V
Analog Input CMRR	$f_{IN} = 1 \text{ kHz}$		60		dB
Leakage Current at 25°C	Acquisition phase		1		nA
Input Impedance		See the	Analog In	outs section	
ACCURACY					
No Missing Codes		16			Bits
Differential Linearity Error	$V_{REF} = 5 V$	-0.9	±0.4	+0.9	LSB ¹
	$V_{REF} = 2.5 V$		±0.55		LSB ¹
Integral Linearity Error	$V_{REF} = 5 V$	-1.25	±0.6	+1.25	LSB ¹
	$V_{REF} = 2.5 V$		±0.65		LSB ¹
Transition Noise	$V_{REF} = 5 V$		0.6		LSB ¹
	$V_{REF} = 2.5 V$		1.0		LSB ¹
Gain Error, T _{MIN} to T _{MAX²}			±2		LSB ¹
Gain Error Temperature Drift			±0.35		ppm/°
Zero Error, T _{MIN} to T _{MAX²}		-0.5	±0.08	+0.5	mV
Zero Temperature Drift			0.54		ppm/°
Power Supply Sensitivity	$VDD = 2.5 V \pm 5\%$		±0.1		LSB ¹
THROUGHPUT					
AD7988-1					
Conversion Rate		0		100	kSPS
Transient Response	Full-scale step			500	ns
AD7988-5					
Conversion Rate		0		500	kSPS
Transient Response	Full-scale step			400	ns
AC ACCURACY					
Dynamic Range	$V_{REF} = 5 V$		92		dB³
	$V_{REF} = 2.5 V$		87		dB³
Oversampled Dynamic Range	$f_0 = 10 \text{ kSPS}$		111		dB³
Signal-to-Noise Ratio, SNR	$f_{IN} = 10 \text{ kHz}, V_{REF} = 5 \text{ V}$	90	91.5		dB³
	$f_{IN} = 10 \text{ kHz}, V_{REF} = 2.5 \text{ V}$		87		dB³
Spurious-Free Dynamic Range, SFDR	$f_{IN} = 10 \text{ kHz}$		-110		dB³
Total Harmonic Distortion, THD	$f_{IN} = 10 \text{ kHz}$		-114		dB³
Signal-to-(Noise + Distortion), SINAD	$f_{IN} = 10 \text{ kHz}, V_{REF} = 5 \text{ V}$		91		dB³
	$f_{IN} = 10 \text{ kHz}, V_{REF} = 2.5 \text{ V}$		86.5		dB ³

¹ LSB means least significant bit. With the 5 V input range, 1 LSB is 76.3 μV. ² See the Terminology section. These specifications include full temperature range variation, but not the error contribution from the external reference.

³ All specifications in dB are referred to a full-scale input FSR. Tested with an input signal at 0.5 dB below full scale, unless otherwise specified.

Data Sheet

VDD = 2.5 V, VIO = 1.71 V to 5.5 V, V_{REF} = 5 V, T_A = -40°C to +125°C, unless otherwise noted.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
REFERENCE					
Voltage Range		2.4		5.1	V
Load Current	$V_{REF} = 5 V$		250		μA
SAMPLING DYNAMICS					
–3 dB Input Bandwidth			10		MHz
Aperture Delay	VDD = 2.5 V		2.0		ns
DIGITAL INPUTS					
Logic Levels					
V _{IL}	VIO > 3 V	-0.3		$0.3 \times VIO$	V
VIH	VIO > 3 V	$0.7 \times VIO$		VIO + 0.3	V
VIL	$VIO \leq 3 V$	-0.3		$0.1 \times \text{VIO}$	V
VIH	$VIO \leq 3 V$	$0.9 \times VIO$		VIO + 0.3	V
l _{IL}		-1		+1	μA
Пн		-1		+1	μA
DIGITAL OUTPUTS					
Data Format		Ser	ial 16 bits strai	ight binary	
Pipeline Delay		Conversion results available immediately			
		afte	er completed o	conversion	
Vol	I _{SINK} = 500 μΑ			0.4	V
Vон	$I_{SOURCE} = -500 \ \mu A$	VIO – 0.3			V
POWER SUPPLIES					
VDD		2.375	2.5	2.625	V
VIO		1.71		5.5	V
Standby Current ^{1, 2}	VDD and VIO = $2.5 \text{ V}, 25^{\circ}\text{C}$		0.35		μΑ
AD7988-1 Power Dissipation	$VDD = 2.625 \text{ V}, \text{V}_{\text{REF}} = 5 \text{ V}, \text{VIO} = 3 \text{ V}$				
Total	10 kSPS throughput		70		μW
	100 kSPS throughput		700		μW
				1	mW
VDD Only			400		μW
REF Only			170		μW
VIO Only			130		μW
AD7988-5 Power Dissipation	$VDD = 2.625 V$, $V_{REF} = 5 V$, $VIO = 3 V$				
Total	500 kSPS throughput		3.5	5	mW
VDD Only			2		mW
REF Only			0.85		mW
VIO Only			0.65		mW
Energy per Conversion			7.0		nJ/sample
TEMPERATURE RANGE					
Specified Performance	T _{MIN} to T _{MAX}	-40		+125	°C

 $^{\rm 1}$ With all digital inputs forced to VIO or GND as required. $^{\rm 2}$ During the acquisition phase.

TIMING SPECIFICATIONS

VDD = 2.37 V to 2.63 V, VIO = 3.3 V to 5.5 V, -40°C to +125°C unless otherwise stated. See Figure 2 and Figure 3 for load conditions.

Table 4.

Parameter	Symbol	Min	Тур	Max	Unit
AD7988-1					
Throughput Rate				100	kHz
Conversion Time: CNV Rising Edge to Data Available	t CONV			9.5	μs
Acquisition Time	t _{ACQ}	500			ns
Time Between Conversions	tcyc	10			μs
AD7988-5					
Throughput Rate				500	kHz
Conversion Time: CNV Rising Edge to Data Available	t _{CONV}				
B Grade				1.6	μs
C Grade				1.2	μs
Acquisition Time	t _{ACQ}				
B Grade		400			ns
C Grade		800			ns
Time Between Conversions	t _{CYC}	2			μs
CNV Pulse Width (CS Mode)	t cnvh	500			ns
SCK Period (CS Mode)	tscк				
VIO Above 4.5 V		10.5			ns
VIO Above 3 V		12			ns
VIO Above 2.7 V		13			ns
VIO Above 2.3 V		15			ns
SCK Period (Chain Mode)	tscк				
VIO Above 4.5 V		11.5			ns
VIO Above 3 V		13			ns
VIO Above 2.7 V		14			ns
VIO Above 2.3 V		16			ns
SCK Low Time	t _{sckl}	4.5			ns
SCK High Time	tscкн	4.5			ns
SCK Falling Edge to Data Remains Valid	t _{HSDO}	3			ns
SCK Falling Edge to Data Valid Delay	t _{DSDO}				
VIO Above 4.5 V				9.5	ns
VIO Above 3 V				11	ns
VIO Above 2.7 V				12	ns
VIO Above 2.3 V				14	ns
CNV or SDI Low to SDO D15 MSB Valid (CS Mode)	t _{EN}				
VIO Above 3 V				10	ns
VIO Above 2.3V				15	ns
CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode)	t _{DIS}			20	ns
SDI Valid Setup Time from CNV Rising Edge	t _{ssdicnv}	5			ns
SDI Valid Hold Time from CNV Rising Edge (CS Mode)	t hsdicnv	2			ns
SDI Valid Hold Time from CNV Rising Edge (Chain Mode)	t hsdicnv	0			ns
SCK Valid Setup Time from CNV Rising Edge (Chain Mode)	tssckcnv	5			ns
SCK Valid Hold Time from CNV Rising Edge (Chain Mode)	t HSCKCNV	5			ns
SDI Valid Setup Time from SCK Falling Edge (Chain Mode)	t ssdisck	2			ns
SDI Valid Hold Time from SCK Falling Edge (Chain Mode)	t hsdisck	3			ns

VDD = 2.37 V to 2.63 V, VIO = 1.71 V to 3.3 V, -40°C to +125°C unless otherwise stated. See Figure 2 and Figure 3 for load conditions.

Table 5.					
Parameter	Symbol	Min	Тур	Max	Unit
AD7988-1					
Throughput Rate				100	kHz
Conversion Time: CNV Rising Edge to Data Available	t _{CONV}			9.5	μs
Acquisition Time	t _{ACQ}	500			ns
Time Between Conversions	t _{cyc}	10			μs
AD7988-5					
Throughput Rate				500	kHz
Conversion Time: CNV Rising Edge to Data Available	t _{CONV}				
B Grade				1.6	μs
C Grade				1.2	μs
Acquisition Time	t _{ACQ}				
B Grade		400			ns
C Grade		800			ns
Time Between Conversions	t _{cyc}	2			μs
CNV Pulse Width (CS Mode)	t _{CNVH}	500			ns
SCK Period (CS Mode)	t _{scк}	22			ns
SCK Period (Chain Mode)	t _{scк}	23			ns
SCK Low Time	t _{sckl}	6			ns
SCK High Time	t scкн	6			ns
SCK Falling Edge to Data Remains Valid	t _{HSDO}	3			ns
SCK Falling Edge to Data Valid Delay	t _{DSDO}		14	21	ns
CNV or SDI Low to SDO D15 MSB Valid (CS Mode)	t _{EN}		18	40	ns
CNV or SDI High or Last SCK Falling Edge to SDO High Impedance (CS Mode)	t _{DIS}			20	ns
SDI Valid Setup Time from CNV Rising Edge	t _{ssdicnv}	5			ns
SDI Valid Hold Time from CNV Rising Edge (CS Mode)	t hsdicnv	10			ns
SDI Valid Hold Time from CNV Rising Edge (Chain Mode)	thsdicnv	0			ns
SCK Valid Setup Time from CNV Rising Edge (Chain Mode)	tssckcnv	5			ns
SCK Valid Hold Time from CNV Rising Edge (Chain Mode)	t HSCKCNV	5			ns
SDI Valid Setup Time from SCK Falling Edge (Chain Mode)	t _{ssdisck}	2			ns
SDI Valid Hold Time from SCK Falling Edge (Chain Mode)	t hsdisck	3			ns



Figure 2. Load Circuit for Digital Interface Timing



 1 FOR VIO \leq 3.0V, X = 90 AND Y = 10; FOR VIO > 3.0V X = 70, AND Y = 30. 2 MINIMUM V_{IH} AND MAXIMUM V_{IL} USED. SEE DIGITAL INPUTS SPECIFICATIONS IN TABLE 3.

Figure 3. Voltage Levels for Timing

ABSOLUTE MAXIMUM RATINGS

Table 6.

Table 0.						
Parameter	Rating					
Analog Inputs						
IN+, ¹ IN– ¹ to GND	-0.3 V to V _{REF} + 0.3 V or ±130 mA					
Supply Voltage						
REF, VIO to GND	–0.3 V to +6 V					
VDD to GND	–0.3 V to +3 V					
VDD to VIO	+3 V to -6 V					
Digital Inputs to GND	–0.3 V to VIO + 0.3 V					
Digital Outputs to GND	–0.3 V to VIO + 0.3 V					
Storage Temperature Range	–65°C to +125°C					
Junction Temperature	150°C					
θ _{JA} Thermal Impedance						
10-Lead MSOP	200°C/W					
10-Lead LFCSP	80°C/W					
θ_{JC} Thermal Impedance						
10-Lead MSOP	44°C/W					
10-Lead LFCSP	15°C/W					
Reflow Soldering	JEDEC Standard (J-STD-020)					
	·					

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

¹ See the Analog Inputs section.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



Figure 4. 10-Lead MSOP Pin Configuration



Table 7. Pin Function Descriptions

Pin No.	Mnemonic	Type ¹	Description
1	REF	AI	Reference Input Voltage. The V_{REF} range is from 2.4 V to 5.1 V. It is referred to the GND pin. The GND pin should be decoupled closely to the REF pin with a 10 μ F capacitor.
2	VDD	Р	Power Supply.
3	IN+	AI	Analog Input. It is referred to IN–. The voltage range, for example, the difference between IN+ and IN–, is $0 V$ to V_{REF} .
4	IN-	AI	Analog Input Ground Sense. Connect to the analog ground plane or to a remote sense ground.
5	GND	Р	Power Supply Ground.
6	CNV	DI	Convert Input. This input has multiple functions. On its leading edge, it initiates the conversions and selects the interface mode of the part: chain mode or \overline{CS} mode. In \overline{CS} mode, the SDO pin is enabled when CNV is low. In chain mode, the data should be read when CNV is high.
7	(D0	00	-
7	SDO	DO	Serial Data Output. The conversion result is output on this pin. It is synchronized to SCK.
8	SCK	DI	Serial Data Clock Input. When the part is selected, the conversion result is shifted out by this clock.
9	SDI	DI	Serial Data Input. This input provides multiple features. It selects the interface mode of the ADC as follows:
			Chain mode is selected if this pin is low during the CNV rising edge. In this mode, SDI is used as a data input to daisy-chain the conversion results of two or more ADCs onto a single SDO line. The digital data level on SDI is output on SDO with a delay of 16 SCK cycles.
			CS mode is selected if SDI is high during the CNV rising edge. In this mode, either SDI or CNV can enable the serial output signals when low.
10	VIO	Р	Input/Output Interface Digital Power. Nominally at the same supply as the host interface (1.8 V, 2.5 V, 3 V, or 5 V).
	EP		Exposed Pad. The exposed pad can be connected to GND.

 ^{1}AI = analog input, DI = digital input, DO = digital output, and P = power.

TERMINOLOGY

Integral Nonlinearity Error (INL)

INL refers to the deviation of each individual code from a line drawn from negative full scale through positive full scale. The point used as negative full scale occurs ½ LSB before the first code transition. Positive full scale is defined as a level 1½ LSB beyond the last code transition. The deviation is measured from the middle of each code to the true straight line (see Figure 30).

Differential Nonlinearity Error (DNL)

In an ideal ADC, code transitions are 1 LSB apart. DNL is the maximum deviation from this ideal value. It is often specified in terms of resolution for which no missing codes are guaranteed.

Offset Error

The first transition should occur at a level ½ LSB above analog ground (38.1 μV for the 0 V to 5 V range). The offset error is the deviation of the actual transition from that point.

Gain Error

The last transition (from 111 ... 10 to 111 ... 11) should occur for an analog voltage $1\frac{1}{2}$ LSB below the nominal full scale (4.999886 V for the 0 V to 5 V range). The gain error is the deviation of the actual level of the last transition from the ideal level after the offset is adjusted out.

Spurious-Free Dynamic Range (SFDR)

SFDR is the difference, in decibels (dB), between the rms amplitude of the input signal and the peak spurious signal.

Effective Number of Bits (ENOB)

ENOB is a measurement of the resolution with a sine wave input. It is related to SINAD by the following formula:

 $ENOB = (SINAD_{dB} - 1.76)/6.02$

and is expressed in bits.

Noise-Free Code Resolution

Noise-free code resolution is the number of bits beyond which it is impossible to distinctly resolve individual codes. It is calculated as

Noise-Free Code Resolution = $\log_2(2^N/Peak-to-Peak Noise)$ and is expressed in bits.

Effective Resolution

Effective resolution is calculated as

Effective Resolution = $log_2(2^N/RMS Input Noise)$

and is expressed in bits.

Total Harmonic Distortion (THD)

THD is the ratio of the rms sum of the first five harmonic components to the rms value of a full-scale input signal and is expressed in dB.

Dynamic Range

Dynamic range is the ratio of the rms value of the full scale to the total rms noise measured with the inputs shorted together. The value for dynamic range is expressed in dB. It is measured with a signal at -60 dBFS to include all noise sources and DNL artifacts.

Signal-to-Noise Ratio (SNR)

SNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is expressed in dB.

Signal-to-(Noise + Distortion) Ratio (SINAD)

SINAD is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, including harmonics but excluding dc. The value for SINAD is expressed in dB.

Aperture Delay

Aperture delay is the measure of the acquisition performance. It is the time between the rising edge of the CNV input and when the input signal is held for a conversion.

Transient Response

Transient response is the time required for the ADC to accurately acquire its input after a full-scale step function is applied.

TYPICAL PERFORMANCE CHARACTERISTICS

VDD = 2.5 V, $V_{REF} = 5.0 V$, VIO = 3.3 V, unless otherwise noted.





0

CODE

Figure 11. Integral Nonlinearity vs. Code, V_{REF} = 2.5 V













Figure 15. Histogram of a DC Input at the Code Transition, $V_{REF} = 2.5 V$





Figure 17. Histogram of a DC Input at the Code Center, $V_{REF} = 2.5 V$

Data Sheet

AD7988-1/AD7988-5

10231-053

10231-023



















THEORY OF OPERATION



CIRCUIT INFORMATION

The AD7988-1/AD7988-5 devices are fast, low power, singlesupply, precise 16-bit ADCs that use a successive approximation architecture.

The AD7988-1 is capable of converting 100,000 samples per second (100 kSPS), whereas the AD7988-5 is capable of a throughput of 500 kSPS, and they power down between conversions. When operating at 10 kSPS, for example, the ADC consumes 70 μ W typically, ideal for battery-powered applications.

The AD7988-1/AD7988-5 provide the user with on-chip trackand-hold and does not exhibit any pipeline delay or latency, making it ideal for multiple multiplexed channel applications.

The AD7988-1/AD7988-5 can be interfaced to any 1.8 V to 5 V digital logic family. It is housed in a 10-lead MSOP or a tiny 10-lead LFCSP that combines space savings and allows flexible configurations.

CONVERTER OPERATION

The AD7988-1/AD7988-5 are successive approximation ADCs based on a charge redistribution DAC. Figure 29 shows the simplified schematic of the ADC. The capacitive DAC consists of two identical arrays of 16 binary weighted capacitors, which are connected to the two comparator inputs.

During the acquisition phase, terminals of the array tied to the comparator's input are connected to GND via SW+ and SW-. All independent switches are connected to the analog inputs. Therefore, the capacitor arrays are used as sampling capacitors and acquire the analog signal on the IN+ and IN- inputs. When the acquisition phase is completed and the CNV input goes high, a conversion phase is initiated. When the conversion phase begins, SW+ and SW- are opened first. The two capacitor arrays are then disconnected from the inputs and connected to the GND input. Therefore, the differential voltage between the IN+ and INinputs captured at the end of the acquisition phase are applied to the comparator inputs, causing the comparator to become unbalanced. By switching each element of the capacitor array between GND and REF, the comparator input varies by binary weighted voltage steps (V_{REF}/2, V_{REF}/4 ... V_{REF}/65,536). The control logic toggles these switches, starting with the MSB, to bring the comparator back into a balanced condition. After the completion of this process, the part returns to the acquisition phase and the control logic generates the ADC output code.

Because the AD7988-1/AD7988-5 have an on-board conversion clock, the serial clock, SCK, is not required for the conversion process.

Transfer Functions

The ideal transfer characteristic for the AD7988-1/AD7988-5 is shown in Figure 30 and Table 8.



	Analog Input				
Description	$V_{REF} = 5 V$	Digital Output Code (Hex)			
FSR – 1 LSB	4.999924 V	FFFF ¹			

Table 8. Output Codes and Ideal Input Voltages Analog Input

2.500076 V

2.499924 V

76.3 µV

2.5 V

Midscale + 1 LSB

Midscale - 1 LSB

-FSR + 1 LSB

Midscale

 $\label{eq:rescaled} \begin{array}{c|c|c|c|c|c|} -FSR & 0 \ V & 0000^2 \end{array}$

8001

8000

7FFF

0001

Figure 31 shows an example of the recommended connection diagram for the AD7988-1/AD7988-5 when multiple supplies are available.



Figure 31. Typical Application Diagram with Multiple Supplies

ANALOG INPUTS

Figure 32 shows an equivalent circuit of the input structure of the AD7988-1/AD7988-5.

The two diodes, D1 and D2, provide ESD protection for the analog inputs, IN+ and IN-. Care must be taken to ensure that the analog input signal never exceeds the supply rails by more than 0.3 V, because this causes these diodes to become forward-biased and start conducting current. These diodes can handle a forward-biased current of 130 mA maximum. For instance, these conditions may eventually occur when the input buffer's supplies are different from VDD. In such a case (for example, an input buffer with a short circuit), the current limitation can be used to protect the part.



Figure 32. Equivalent Analog Input Circuit

The analog input structure allows the sampling of the true differential signal between IN+ and IN-. By using these differential inputs, signals common to both inputs are rejected.

During the acquisition phase, the impedance of the analog inputs (IN+ and IN–) can be modeled as a parallel combination of Capacitor C_{PIN} and the network formed by the series connection of R_{IN} and C_{IN} . C_{PIN} is primarily the pin capacitance. R_{IN} is typically 400 Ω and is a lumped component made up of serial resistors and the on resistance of the switches. C_{IN} is typically 30 pF and is mainly the ADC sampling capacitor. During the conversion phase, when the switches are opened, the input impedance is limited to C_{PIN} . R_{IN} and C_{IN} make a one-pole, low-pass filter that reduces undesirable aliasing effects and limits the noise.

When the source impedance of the driving circuit is low, the AD7988-1/AD7988-5 can be driven directly. Large source impedances significantly affect the ac performance, especially THD. The dc performances are less sensitive to the input impedance. The maximum source impedance depends on the amount of THD that can be tolerated. The THD degrades as a function of the source impedance and the maximum input frequency.

DRIVER AMPLIFIER CHOICE

Although the AD7988-1/AD7988-5 are easy to drive, the driver amplifier needs to meet the following requirements:

• The noise generated by the driver amplifier must be kept as low as possible to preserve the SNR and transition noise performance of the AD7988-1/AD7988-5. The noise coming from the driver is filtered by the AD7988-1/ AD7988-5 analog input circuit's one-pole, low-pass filter made by R_{IN} and C_{IN} or by the external filter, if one is used. Because the typical noise of the AD7988-1/AD7988-5 is 47.3 μ V rms, the SNR degradation due to the amplifier is

$$SNR_{LOSS} = 20 \log \left(\frac{47.3}{\sqrt{47.3^2 + \frac{\pi}{2} f_{-3dB} (Ne_N)^2}} \right)$$

• where:

 f_{3dB} is the input bandwidth in MHz of the AD7988-1/ AD7988-5 (10 MHz) or the cutoff frequency of the input filter, if one is used.

N is the noise gain of the amplifier (for example, 1 in buffer configuration).

 e_N is the equivalent input noise voltage of the op amp, in nV/\sqrt{Hz} .

- For ac applications, the driver should have a THD performance commensurate with the AD7988-1/AD7988-5.
- For multichannel multiplexed applications, the driver amplifier and the AD7988-1/AD7988-5 analog input circuit must settle for a full-scale step onto the capacitor array at a 16-bit level (0.0015%, 15 ppm). In the amplifier data sheet, settling at 0.1% to 0.01% is more commonly specified. This may differ significantly from the settling time at a 16-bit level and should be verified prior to driver selection.

Table 9. Recommended Driver Amplifiers¹

Amplifier	Typical Application
ADA4805-1	Low noise, small size, and low power
ADA4807-1	Very low noise and high frequency
ADA4627-1	Precision, low noise, and low input bias
ADA4522-1	Precision, zero-drift, and EMI enhanced
ADA4500-2	Precision, RRIO, and zero input crossover distortion

¹ For the latest recommended drivers, see the product recommendations listed on the product webpage.

VOLTAGE REFERENCE INPUT

The AD7988-1/AD7988-5 voltage reference input, REF, has a dynamic input impedance and must therefore be driven by a low impedance source with efficient decoupling between the REF and GND pins, as explained in the Layout section.

When REF is driven by a very low impedance source, for example, a reference buffer using the AD8031 or the ADA4805-1, a ceramic chip capacitor is appropriate for optimum performance.

If an unbuffered reference voltage is used, the decoupling value depends on the reference used. For example, a 22 μ F (X5R, 1206 size) ceramic chip capacitor is appropriate for optimum performance using a low temperature drift ADR435 reference.

If desired, a reference-decoupling capacitor value as small as 2.2 μF can be used with a minimal impact on performance, especially DNL.

Regardless, there is no need for an additional lower value ceramic decoupling capacitor (for example, 100 nF) between the REF and GND pins.

POWER SUPPLY

The AD7988-1/AD7988-5 use two power supply pins: a core supply, VDD, and a digital input/output interface supply, VIO. VIO allows direct interface with any logic between 1.8 V and 5.0 V. To reduce the number of supplies needed, VIO and VDD can be tied together. The AD7988-1/AD7988-5 are independent of power supply sequencing between VIO and VDD. Additionally, it is very insensitive to power supply variations over a wide frequency range, as shown in Figure 33.



The AD7988-1/AD7988-5 powers down automatically at the end of each conversion phase.

DIGITAL INTERFACE

Although the AD7988-1/AD7988-5 have a reduced number of pins, it offers flexibility in its serial interface modes.

The AD7988-1/AD7988-5, when in $\overline{\text{CS}}$ mode, is compatible with SPI, QSPI^{**}, and digital hosts. This interface can use either a 3-wire or 4-wire interface. A 3-wire interface using the CNV, SCK, and SDO signals minimizes wiring connections and is useful, for instance, in isolated applications. A 4-wire interface using the SDI, CNV, SCK, and SDO signals allows CNV, which initiates the conversions, to be independent of the readback timing (SDI). This is useful in low jitter sampling or simultaneous sampling applications.

The AD7988-1/AD7988-5, when in chain mode, provides a daisy-chain feature using the SDI input for cascading multiple ADCs on a single data line, similar to a shift register.

The mode in which the part operates depends on the SDI level when the CNV rising edge occurs. $\overline{\text{CS}}$ mode is selected if SDI is high, and chain mode is selected if SDI is low. The SDI hold time is such that when SDI and CNV are connected together, the chain mode is selected.

The user must time out the maximum conversion time prior to readback.

CS MODE, 3-WIRE

This mode is typically used when a single AD7988-1 or AD7988-5 is connected to an SPI-compatible digital host. The connection diagram is shown in Figure 34, and the corresponding timing is given in Figure 35.

With SDI tied to VIO, a rising edge on CNV initiates a conversion, selects the $\overline{\text{CS}}$ mode, and forces SDO to high impedance. When the conversion is complete, the AD7988-1/AD7988-5 enter the acquisition phase and powers down. When CNV goes low, the MSB is output onto SDO. The remaining data bits are then clocked by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate, provided that it has an acceptable hold time. After the 16th SCK falling edge or when CNV goes high, whichever is earlier, SDO returns to high impedance.



Figure 34. 3-Wire CS Mode Connection Diagram



CS MODE 4-WIRE

This mode is typically used when multiple AD7988-1/AD7988-5 devices are connected to an SPI-compatible digital host.

A connection diagram example using the AD7988-1/AD7988-5 devices are shown in Figure 36, and the corresponding timing is given in Figure 37.

With SDI high, a rising edge on CNV initiates a conversion, selects the $\overline{\text{CS}}$ mode, and forces SDO to high impedance. In this mode, CNV must be held high during the conversion phase and the subsequent data readback (if SDI and CNV are low, SDO is driven low). Prior to the minimum conversion time, SDI can be used to select other SPI devices, such as analog multiplexers, but SDI must be returned high before the minimum conversion time elapses and then held high for the maximum conversion time.

When the conversion is complete, the AD7988-1/AD7988-5 enter the acquisition phase and powers down. Each ADC result can be read by bringing its SDI input low, which consequently outputs the MSB onto SDO. The remaining data bits are then clocked by subsequent SCK falling edges. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate, provided that it has an acceptable hold time. After the 16th SCK falling edge or when SDI goes high, whichever is earlier, SDO returns to high impedance and another AD7988-1 or AD7988-5 can be read.



Figure 36. 4-Wire CS Mode Connection Diagram



Figure 37. 4-Wire CS Mode Serial Interface Timing

CHAIN MODE

This mode can be used to daisy-chain multiple AD7988-1/ AD7988-5 devices on a 3-wire serial interface. This feature is useful for reducing component count and wiring connections, for example, in isolated multiconverter applications or for systems with a limited interfacing capacity. Data readback is analogous to clocking a shift register.

A connection diagram example using the AD7988-1/AD7988-5 devices is shown in Figure 38, and the corresponding timing is given in Figure 39.

When SDI and CNV are low, SDO is driven low. With SCK low, a rising edge on CNV initiates a conversion and selects the chain mode. In this mode, CNV is held high during the conversion phase and the subsequent data readback. When the conversion is complete, the MSB is output onto SDO and the AD7988-1/ AD7988-5 enter the acquisition phase and power down. The remaining data bits stored in the internal shift register are clocked by subsequent SCK falling edges. For each ADC, SDI feeds the input of the internal shift register and is clocked by the SCK falling edge. Each ADC in the chain outputs its data MSB first, and $16 \times N$ clocks are required to read back the N ADCs. The data is valid on both SCK edges. Although the rising edge can be used to capture the data, a digital host using the SCK falling edge allows a faster reading rate and, consequently, more AD7988-1/ AD7988-5 devices in the chain, provided that the digital host has an acceptable hold time. The maximum conversion rate may be reduced due to the total readback time.



Figure 38. Chain Mode Connection Diagram



Figure 39. Chain Mode Serial Interface Timing

APPLICATIONS INFORMATION

INTERFACING TO BLACKFIN® DSP

The AD7988-1/AD7988-5 can easily connect to a DSP SPI or SPORT. The SPI configuration is straightforward, using the standard SPI interface as shown in Figure 40.



Figure 40. Typical Connection to Blackfin SPI Interface

Similarly, the SPORT interface can be used to interface to this ADC. The SPORT interface has some benefits in that it can use direct memory access (DMA) and provides a lower jitter CNV signal generated from a hardware counter.

Some glue logic may be required between SPORT and the AD7988-1/AD7988-5 interface. The evaluation board for the AD7988-1/AD7988-5 interfaces directly to the SPORT of the Blackfin-based (ADSP-BF527) SDP board. The configuration used for the SPORT interface requires the addition of some glue logic as shown in Figure 41. The SCK input to the ADC was gated off when CNV was high to keep the SCK line static while converting the data, thereby ensuring the best integrity of the result. This approach uses an AND gate and a NOT gate for the SCK path. The other logic gates used on the RSCLK and RFS paths are for delay matching purposes and may not be necessary where path lengths are short.

This is one approach to using the SPORT interface for this ADC; there may be other solutions equal to this approach.



Figure 41. Evaluation Board Connection to Blackfin Sport Interface

LAYOUT

Design the printed circuit board (PCB) that houses the AD7988-1/ AD7988-5 so that the analog and digital sections are separated and confined to certain areas of the board. The pinout of the AD7988-1/AD7988-5, with all the analog signals on the left side and all the digital signals on the right side, eases this task.

Avoid running digital lines under the device because these couple noise onto the die, unless a ground plane under the AD7988-1/ AD7988-5 is used as a shield. Fast switching signals, such as CNV or clocks, should never run near analog signal paths. Avoid crossover of digital and analog signals. Using at least one ground plane is recommended. It can be common or split between the digital and analog section. In the latter case, join the planes underneath the AD7988-1/AD7988-5 devices.

The AD7988-1/AD7988-5 voltage reference input, REF, has a dynamic input impedance. Decouple REF with minimal parasitic inductances by placing the reference decoupling ceramic capacitor close to, but ideally right up against, the REF and GND pins and connecting them with wide, low impedance traces.

Finally, decouple the power supplies of the AD7988-1/AD7988-5, VDD and VIO, with ceramic capacitors, typically 100 nF, placed close to the AD7988-1/AD7988-5 and connected using short and wide traces to provide low impedance paths and to reduce the effect of glitches on the power supply lines.

An example of a layout following these rules is shown in Figure 42 and Figure 43.

EVALUATING THE PERFORMANCE OF THE AD7988-1/AD7988-5

The evaluation board package for the AD7988-1/AD7988-5 (EVAL-AD7988-5SDZ) includes a fully assembled and tested evaluation board, documentation, and software for controlling the board from a PC via the EVAL-SDP-CB1Z.



Figure 42. Example Layout of the AD7988-1/AD7988-5 (Top Layer)

-043

0231



Figure 43. Example Layout of the AD7988-1/AD7988-5 (Bottom Layer)

OUTLINE DIMENSIONS



ORDERING GUIDE

Model ^{1, 2, 3}	Integral Nonlinearity	Temperature Range	Ordering Quantity	Package Description	Package Option	Branding
AD7988-1BRMZ	±1.25 LSB max	-40°C to +125°C	Tube, 50	10-Lead MSOP	RM-10	C7E
			,			_
AD7988-1BRMZ-RL7	±1.25 LSB max	-40°C to +125°C	Reel, 1,000	10-Lead MSOP	RM-10	C7E
AD7988-1BCPZ-RL	±1.25 LSB max	-40°C to +125°C	Reel, 5,000	10-Lead LFCSP	CP-10-9	C7X
AD7988-1BCPZ-RL7	±1.25 LSB max	-40°C to +125°C	Reel, 1,500	10-Lead LFCSP	CP-10-9	C7X
AD7988-5BRMZ	±1.25 LSB max	-40°C to +125°C	Tube, 50	10-Lead MSOP	RM-10	C7Q
AD7988-5BRMZ-RL7	±1.25 LSB max	-40°C to +125°C	Reel, 1,000	10-Lead MSOP	RM-10	C7Q
AD7988-5BCPZ-RL	±1.25 LSB max	-40°C to +125°C	Reel, 5,000	10-Lead LFCSP	CP-10-9	C7Z
AD7988-5BCPZ-RL7	±1.25 LSB max	-40°C to +125°C	Reel, 1,500	10-Lead LFCSP	CP-10-9	C7Z
AD7988-5CCPZ-RL	±1.25 LSB max	-40°C to +125°C	Reel, 5,000	10-Lead LFCSP	CP-10-9	C8P
AD7988-5CCPZ-RL7	±1.25 LSB max	-40°C to +125°C	Reel, 1,500	10-Lead LFCSP	CP-10-9	C8P
EVAL-AD7988-5SDZ				Evaluation Board with the AD7988-5 Populated; Use for the Evaluation of both the AD7988-1 and the AD7988-5		
EVAL-SDP-CB1Z				System Demonstration Board; Used as a Controller Board for Data Transfer via USB Interface to PC		

 1 Z = RoHS Compliant Part.

² The EVAL-AD7988-55DZ can be used as a standalone evaluation board or in conjunction with the EVAL-SDZ-CB1Z for evaluation and/or demonstration purposes.

³ The EVAL-SDP-CB1Z allows a PC to control and communicate with all Analog Devices, Inc., evaluation boards ending in the SD designator.



www.analog.com

Rev. G | Page 24 of 24