

5A ,2.1MHz,I2C Programmable Synchronous Buck

Converter

FEATURES

- . Compatible I2C Interface Up to 3.4MHz
- . Input Voltage Range :2.5~5.5V
- . Up to 5A Output Current
- Mode Selection Between PFM and PWM at Light Load
- . Typical 50uA Quiescent Current in Light Load PFM Mode
- . 2.1MHz Switching Frequency
- . Integrated Soft-Start
- . Input UVLO and OVP
- . Build in Thermal Shutdown and OCP
- . 0.25uH Inductor Support
- . Compact WLCSP-20 Package

APPLICATIONS

- . Smart Phones
- . DSP or CPUs Processors
- . Tablet, MID

GENERAL DESCRIPTION

STI8070B is an I²C Programmable, high efficiency, 2.1MHz, Synchronous Buck converter that operates in wide input voltage range from 2.5V to 5.5V. The output Voltage could be programmed from 0.72V to 1.5V. Very low standby current ensure high efficiency in light load PFM mode. The forced PWM mode could be set to avoid application problems caused by low switching frequency. A COT(Constant On-Time) structure is adaptive to achieve the fixed switching frequency and fast load transient response. STI8070B provides up to 5A output current with Integrated 28 m Ω (high side) and 18 m Ω (low side) power switch. STI8070B also implement a internal soft-start and cycle-by-cycle overcurrent protection function. In addition, the input and OVP UVLO protection, Thermal shutdown protection.

APPILCATIONS



Figure 1. Basic Application Circuit

TMI and SUNTO are the brands of TOLL microelectronic

TMÍ SUNTO

www.toll-semi.com www.suntosemi.com



ABSOLUTE MAXIMUM RATINGS (Note 1)

| Parameter | Value | Unit |
|--|----------|------|
| ALL Voltage Range | -0.3~6.5 | V |
| Junction Temperature(Note2) | -40~150 | °C |
| Storage Temperature | -65~150 | °C |
| Junction-to-ambient Thermal Resistance | 38 | °C/W |
| Junction-to-case Thermal Resistance | 9 | °C/W |
| Power Dissipation | 2.6 | W |

PACKAGE/ORDER INFORMATION





Top Mark: S70BXX (S70B: Device Code, XX: Inside Code)

| Part Number | Package | Top mark | Quantity/ Reel |
|-------------|----------|----------|----------------|
| STI8070B | WLCSP-20 | S70BXX | 3000 |





PIN DESCRIPTIONS

| Pin | Name | Function | | | |
|----------------|------|--|--|--|--|
| A1 | SEL | Voltage select pin, 0: VSEL0 register, 1: VSEL1 register | | | |
| A2 | EN | Enable pin, 0: Shut down, 1: Enable | | | |
| A3 | SCK | I ² C Clock pin | | | |
| A4 | OUT | Output voltage sense pin, Connect to output capacitor | | | |
| B1 | SDA | I ² C Data pin | | | |
| B2~B3 C1~C4 | PGND | Power Ground pins | | | |
| B4 | AGND | Analog Ground pin | | | |
| D1~B2 | IN | Power input pin, Connect to input capacitor | | | |
| E1~E2 | | | | | |
| D3~B4 | SW | Switching Pin, Connect to external Inductor | | | |
| E3~E4 | 200 | | | | |

ESD RATING

| Items | Description | Value | Unit |
|------------------|-------------------------------|-------|------|
| V _{ESD} | Human Body Model for all pins | ±2000 | V |

JEDEC specification JS-001

RECOMMENDED OPERATING CONDITIONS

| Items | Description | Min | Max | Unit |
|---------------|-----------------------------|-----|-----|------|
| Voltage Range | IN | 2.5 | 5.5 | V |
| ТА | Operating Temperature Range | -40 | 85 | °C |



ELECTRICAL CHARACTERISTICS (Note 3)

(V_{IN} =3.6V, V_{OUT} =1V T_A = 25°C, unless otherwise noted.)

| Parameter | Symbol | Test Conditions | Min | Тур | Max | Unit |
|---|----------------------|--|-----|------|-----|------|
| Input Voltage Range | V _{IN} | | 2.5 | | 5.5 | v |
| Under Voltage Lockout | V _{UVLO} | Vin rising | | 2.45 | | V |
| UVLO Hysteresis | V _{UVLO_HY} | | | 100 | | mV |
| Input OVP Voltage | V _{INOVP} | Vin rising | | 6.15 | | v |
| Input OVP Hysteresis | V _{OVP_HY} | | | 400 | | mV |
| OVP blank time | T _{OVP_BT} | | | 20 | | uS |
| Input Supply Current | I _{IN} | EN=1, I _{load} =0, V _{out} >105%*V _{set} | | 50 | | uA |
| | I _{SDN} | EN="0" | | 0.1 | 1 | uA |
| Input Shutdown current | I _{SDI2C} | I ² C set shutdown EN=1 | | 20 | 30 | uA |
| EN/SDA/SCK/MODE Logic high Threshold | V _{INH} | | 1.1 | | | v |
| EN/SDA/SCK/MODE Logic low Threshold | V _{INL} | × | | | 0.4 | v |
| PFET peak Current limit | I _{LIM_MAX} | | 6.7 | | | А |
| Switch On-Resistance (high side) | R _{dsonh} | | | 28 | | mΩ |
| Switch On-Resistance (low side) | R _{dsonl} | | | 18 | | mΩ |
| Switching Frequency | F _{osc} | | | 2.1 | | MHz |
| Minimum Turn-on Time | T _{ON_MIN} | | | 52 | | nS |
| Soft-start Time | T _{sst} | | | 300 | | uS |
| Thermal Shutdown Threshold | T _{SDN} | rising | | 163 | | °C |
| Thermal Shutdown Hysteresis | T _{SDN_HY} | | | 133 | | °C |



Typical Characteristics







Standby Current Vs Input Voltage





V_{IN}=5V, I_{OUT}=0.1A Ripple Waveform

 V_{IN} =5V, I_{OUT} =1.0A Ripple Waveform



 $V_{\text{IN}}\text{=}5V\text{, }I_{\text{OUT}}\text{=}0.5A$ Ripple Waveform

 V_{IN} =5V, I_{OUT} =3.0A Ripple Waveform





 V_{IN} =3.6V, I_{OUT} =0.6A Ripple Waveform

2.00µs

2.50G 1M

3) / 3.92 V

2 50.0mV ∆%

V_{IN}=3.6V, I_{OUT}=1.0A Ripple Waveform

1.00µs

2 50.0mV ∿%

2.50G 1M

3 / 4.00 V

TMÍ SUNTO





Soft-Start WaveformV_{IN}=2.6V, $I_{OUT}=0$



Load Transient from 0.3A to 3A



Soft-Start Waveform V_{IN} =5.0V, I_{OUT} =0



Load Transient from 3A to 0.3A

FUNCTIONAL DESCRIPTION

Enable

EN Pin controls chip start. Also STI8070B allows software to enable converter by I2C interface, BUCK_EN0 and BUCK_EN1 bits. The true table is showed as below.

| Pins | | В | | |
|------|-----|----------|----------|--------|
| EN | SEL | BUCK_EN0 | BUCK_EN1 | OUTPUT |
| 0 | x | х | x | OFF |
| 1 | 0 | 0 | x | OFF |
| 1 | 0 | 1 | x | ON |
| 1 | 1 | х | 0 | OFF |
| 1 | 1 | x | 1 | ON |

I2C Timing

STI8070B allows the HOST to set the output voltage or other configurable function using an I^2C compatible interface and STI8070B always operates as a SLAVE device. The I^2C



interface supports CLK frequency up to 3.4MHz and all data is transmitted with MSB(bit 7) first. In hex form, the address of STI8070B is 0x80.

STI8070B is addressed using a 7-bit address followed by a direction bit. If the direction bit is 1, the HOST reads data from STI8070B and if the direction bit is 0, the HOST writes data to STI8070B.

A transaction begins with a START condition which is a HIGH to LOW transition of the SDA line while the SCL is HIGH. A transaction ends with a STOP condition which is a LOW to HIGH transition of the SDA line while the SCL is HIGH. The data on the SDA line must stay unchanged when the SCL line is HIGH and vary only when the SCL is LOW, otherwise, STI8070B will consider it as a START or STOP condition. Each transaction contains nine clock pulses. During the ninth pulse, if the SDA line is pulled LOW by STI8070B, it is defined as an acknowledge(ACK) bit, otherwise, it is defined as an NO ACK bit.



Write period

When the master needs to write data to STI8070B, it generates a START condition followed by the 7-bit address 0x80 and the direction bit 0, STI8070B then acknowledges by pulling SDA LOW during the ninth pulse; the master then transmits register address and the data it needs to write, the operation ends with a STOP condition.



Read period

When the master needs to read data from STI8070B, it generate a START condition followed by the 7-bit address 0x80 and the direction bit 0, the master then transmit register address it needs to read from; after STI8070B acknowledges to the operation, the master issues a START condition again, followed by the 7-bit address 0x80 but the direction bit is modified to 1; the STI8070B then acknowledges and shifts out the data to the master, the master gives NO ACK and ends the operation with a STOP condition.





I²C device Address: 0x82,

1、 VSEL0(0x00)

| Field | Bit | R/W | Default | Description | | |
|--------------|---------------|-----|---|--|--|--|
| | | | | Software buck enable. When EN pin is low, the | | |
| BUCK_EN0 | 7 | R/W | 1 | regulator is off. When EN pin is high, BUCK_EN bit | | |
| | | | | takes precedent. | | |
| MODE0 | 6 | R/W | 0 | 0=Allow auto-PFM mode during light load. | | |
| MODEO | 0 | | 0 | 1=Forced PWM mode | | |
| | | | R/W 010111(Vout=1V) (0.720+n*0.0125) | 000000 = 0.7200V | | |
| | | | | 000001 = 0.7325V | | |
| | | | | 000010 = 0.7450V | | |
| VSELO | 5:0 | R/W | | | | |
| | | | | 010111 = 1.0000V | | |
| | | | | | | |
| | | | | 111111 = 1.5000V | | |
| 2、VSEL1(0 | 2、VSEL1(0x01) | | | | | |

2、 VSEL1(0x01)

| Field | Bit | R/W | Default | Description |
|----------|-----|-----|-------------------------------------|---|
| BUCK_EN1 | 7 | R/W | 1 | Software buck enable. When EN pin is low, the regulator is off. When EN pin is high, BUCK_EN bit takes precedent. |
| MODE1 | 6 | R/W | 0 | 0=Allow auto-PFM mode during light load. 1=Forced PWM mode |
| VSEL1 | 5:0 | R/W | 010111(Vout=1V) (0.720+n*0.0125) | 000000 = 0.7200V 000001 = 0.7325V 000010 = 0.7450V 010111 = 1.0000V 111111 = 1.5000V |



3、Control Register(0x02)

| Field | Bit | R/W | Default | Description | | |
|-----------|-----|-------|---------|--|----------------------|------------------|
| Output | 7 | R/W | 1 | 0 = discharge resistor is disabled. | | |
| Discharge | / | r, vv | T | 1 = discharge resistor is enabled. | | |
| | | | | Set the slew rate for positive voltage transitions. | | |
| | | | | 000 = 10mV/0.15us | | |
| | | | | 001 = 10mV/0.3us | | |
| | | | | 010 = 10mV/0.6us | | |
| Slew Rate | 6:4 | R/W | R/W | R/W | R/W 000(10mV/0.15uS) | 011 = 10mV/1.2us |
| | | | | 100 = 10mV/2.4us | | |
| | | | | 101 = 10mV/4.8us | | |
| | | | | 110 = 10mV/9.6us | | |
| | | | | 111 = 10mV/19.2us | | |
| reserved | 3 | R/W | 0 | Always reads back 0 | | |
| Reset | 2 | R/W | 0 | Setting to 1 resets all registers to default values. | | |
| reserved | 1:0 | R/W | 00 | Always reads back 0 | | |

4、ID1 Register(0x03)

| Field | Bit | R/W | Default | Description |
|----------|-----|-----|---------|---------------------|
| VENDOR | 7:5 | R | 101 | IC vendor code. |
| reserved | 4 | R | 0 | Always reads back 0 |
| DIE_ID | 3:0 | R | 1101 | IC option code |

5、ID2 Register(0x04)

| Field | Bit | R/W | Default | Description |
|----------|-----|-----|---------|-----------------------|
| reserved | 7:4 | R | 0000 | Always Reads back 0 |
| DIE_REV | 3:0 | R | 0001 | IC mask revision code |

6、 PGOOD Register(0x05)

| Field | Bit | R/W | Default | Description |
|----------|-----|-----|---------|---|
| PGOOD | 7 | R | 0 | 1: Buck is enabled and soft-start is completed. |
| reserved | 6:0 | R | 000000 | Always reads back 0 |



PACKAGE INFORMATION



WLCSP-20

Note:

- 1) All dimensions are in millimeters.
- 2) Package length does not include mold flash, protrusion or gate burr.
- 3) Package width does not include inter lead flash or protrusion.
- 4) Lead popularity (bottom of leads after forming) shall be 0.10 millimeters max.
- 5) Pin 1 is lower left pin when reading top mark from left to right.