

SLM27211 120-V Boot, 4-A Peak, High-Frequency High-Side and Low-Side Driver

GENERAL DESCRIPTION

The SLM27211 is a high-frequency N-channel MOSFET driver include a 120-V bootstrap diode and high-side and low-side drivers with independent inputs for maximum control flexibility. This allows for N-channel MOSFET control in half-bridge, fullbridge, two-switch forward, and active clamp forward converters. The low-side and the high-side gate drivers are independently controlled and matched to 2ns between the turnon and turnoff of each other. An on-chip bootstrap diode eliminates the external discrete diodes. Undervoltage lockout is provided for both the high-side and the low-side drivers forcing the outputs low if the drive voltage is below the specified threshold.


TYPICAL APPLICATIONS

- Power Supplies for Telecom, Datacom, and Merchant
- Half-Bridge and Full-Bridge Converters
- Push-Pull Converters
- High Voltage Synchronous-Buck Converters
- Two-Switch Forward Converters
- Active-Clamp Forward Converters
- Class-D Audio Amplifiers

TYPICAL APPLICATION CIRCUIT


FEATURES

- Drives Two N-Channel MOSFETs in High-Side and Low-Side Configuration
- Input Pins are Independent of Supply Voltage
 Range
- Maximum Boot Voltage of 120 V
- 8-V to 17-V VDD Operation Range
- 4-A Sink and 3-A Source Output Currents
- 8-ns Rise and 5-ns Fall Time With1000-pF Load
- 20-ns(typical) Propagation Delay Time
- Undervoltage Lockout for High-Side and Low-Side Driver
- 2-ns Delay Matching
- Specified from-40°C to 140°C





PIN CONFIGURATION



PIN DESCRIPTION

No.	o. Pin Description		
1	V _{DD}	Positive supply to the lower-gate driver. De-couple this pin to Vss (GND). Typical decoupling capacitor range is 0.22 μF to 4.7 $\mu F.$	
2	НВ	High-side bootstrap supply. The bootstrap diode is on-chip but the external bootstrap capacitor is required. Connect positive side of the bootstrap capacitor to this pin. Typical range of HB bypass capacitor is $0.022 \ \mu$ F to $0.1 \ \mu$ F. The capacitor value is dependent on the gate charge of the high- side MOSFET and must also be selected based on speed and ripple criteria	
3	HO	High-side output. Connect to the gate of the high-side power MOSFET.	
4	HS	High-side source connection. Connect to source of high-side power MOSFET. Connect the negative side of bootstrap capacitor to this pin.	
5	Н	High-side input. ⁽¹⁾	
6	Ľ	Low-side input. ⁽¹⁾	
7 VSS		Negative supply terminal for the device that is generally grounded.	
8 LO		Low-side output. Connect to the gate of the low-side power MOSFET.	
Thermal Pad ⁽²⁾		Utilized on the DFN package only. Electrically referenced to V_{SS} (GND). Connect to a large thermal mass trace or GND plane to dramatically improve thermal performance.	

(1) HI or LI input is assumed to connect to a low impedance source signal. The source output impedance is assumed less than 100 Ω . If the source impedance is greater than 100 Ω , add a bypassing capacitor, each, between HI and VSS and between LI and VSS. The added capacitor value depends on the noise levels presented on the pins, typically from 1 nF to 10 nF should be effective to eliminate the possible noise effect. When noise is present on two pins, HI or LI, the effect is to cause HO and LO malfunctions to have wrong logic outputs.


(2) The thermal pad is not directly connected to any leads of the package; however, it is electrically and thermally connected to the substrate which is the ground of the device.



ORDERING INFORMATION

Order Part No.	Package	QTY	
SLM27211CA-DG	SOIC-8, Pb-Free	2500/Reel	
SLM27211EK-7G	DFN-8, Pb-Free	1000/Reel	

FUNCTIONAL BLOCK DIAGRAM





ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Supply voltage range, V _{DD} ⁽²⁾	Supply voltage range, V _{DD} ⁽²⁾ , V _{HB} – V _{Hs}			V
Input voltages on LI and HI,	Vli, Vhi	-0.3	20	V
Output voltage on LO, V _{LO}	DC	-0.3	V _{DD} + 0.3	
	Repetitive pulse < 100 ns ⁽³⁾	-2	V _{DD} + 0.3	V
Output voltage on HO, V _{HO}	DC	V _{HS} – 0.3	V _{HB} + 0.3	
	Repetitive pulse < 100 ns ⁽³⁾	V _{HS} – 2	V _{HB} + 0.3	V
Voltage on HS, V _{HS}	DC	-1	120	
	Repetitive pulse < 100 ns ⁽³⁾	–(24 V – VDD)	120	V
Voltage on HB, V _{HB}	-0.3	120	V	
Operating virtual junction ter	-40	150	°C	
Storage temperature, T _{STG}	-65	150	°C	

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to VSS unless otherwise noted. Currents are positive into and negative out of the specified terminal.

(3) Verified at bench characterization. VDD is the value used in an application design.

RECOMMENDED OPERATION CONDITIONS

all voltages are with respect to Vss; currents are positive into and negative out of the specified terminal.

 $-40^{\circ}C < T_{J} = T_{A} < 140^{\circ}C$ (unless otherwise noted)

	MIN	NOM	MAX	UNIT
Supply voltage range, V _{DD} , Vнв – Vнs	8	12	17	V
Voltage on HS, V _{HS}	-1		105	V
Voltage on HS, V _{HS} (repetitive pulse < 100 ns)	–(24 V – VDD)		110	V
Voltage on HB, V _{HB}	V _{HS} + 8, V _{DD} – 1		V _{HS} + 17, 115	V
Voltage slew rate on HS			50	V/ns
Operating junction temperature	-40		140	°C

STATIC ELECTRICAL CHARACTERISTICS

 $V_{DD} = V_{HB} = 12 \text{ V}, V_{HS} = V_{SS} = 0 \text{ V}$, no load on LO or HO, $T_A = T_J = -40^{\circ}\text{C}$ to 140°C , (unless otherwise noted)

PARA	METER	TEST CONDITION	MIN	TYP	MAX	UNIT
SUPF	PLY CURRENTS	·	•	•	•	
DD	V _{DD} quiescent current	V(LI) = V(HI) = 0 V		0.127		mA
DDO	V _{DD} operation current	f = 500 kHz, C _{LOAD} = 0		1.002		mA
I _{HB}	Boot voltage quiescent current	V(LI) = V(HI) = 0 V		0.102		mA
I _{HBO}	Boot voltage operating current	f = 500 kHz, C _{LOAD} = 0		0.92		mA
I _{HBS}	HB to Vss quiescent current	V(HS) = V(HB) = 115 V		0.0005		μA
IH _{BSO}	HB to Vss operating current	f = 500 kHz, C _{LOAD} = 0		0.12		mA
INPU	T					
V _{HIT}	Input voltage threshold			2.3		V
V _{LIT}	Input voltage threshold			1.6		V
V _{IHYS}	Input voltage hysteresis			700		mV
R _{IN}	Input pulldown resistance			51		kΩ
UNDE	R-VOLTAGE LOCKOUT (UVLO)					
V _{DDR}	V _{DD} turnon threshold			7		V
V _{ddhy}	_s Hysteresis			0.5		V
V_{HBR}	V _{HB} turnon threshold			6.7		V
V _{hbhy}	_s Hysteresis			1.1		V
	ISTRAP DIODE		•			
Vf	Low-current forward voltage	Ivdd-нв = 100 µА		0.4		V
V _{FI}	High-current forward voltage	Ivdd-нв = 100 mA		0.82		V
RD	Dynamic resistance, ΔVF/ΔI	Ivdd-нв = 100 mA and 80 mA		0.9		Ω
LO G	ATE DRIVER					
V_{LOL}	Low-level output voltage	I _{LO} = 100 mA		0.07		V
V_{LOH}	High level output voltage	$I_{LO} = -100 \text{ mA}, V_{LOH} = V_{DD} - V_{LO}$		0.17		V
Peak	pull-up current ⁽¹⁾	$V_{LO} = 0 V$		3		Α
Peak pull-down current ⁽¹⁾		V _{LO} = 12 V	4.5		Α	
HO G	ATE DRIVER					
V _{HOL}	Low-level output voltage	I _{но} = 100 mA		0.07		V
V _{HOH}	High-level output voltage	Iно = –100 mA, Vнон = Vнв – Vно		0.17		V
Peak	pull-up current ⁽¹⁾	V _{HO} = 0 V	3			Α
Peak	pull-down current ⁽¹⁾	V _{HO} = 12 V		4.5		Α
		· · · · · · · · · · · · · · · · · · ·				

(1) Ensured by design.

Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAN	NETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{DLFF}	V_{LI} falling to V_{LO} falling			22		ns
T _{DHFF}	V_{HI} falling to V_{HO} falling			22		ns
T _{DLRR}	V_{LI} rising to V_{LO} rising	$C_{LOAD} = 0$		21		ns
T _{DHRR}	V_{HI} rising to V_{HO} rising			21		ns
т	From HO OFF to LO ON	T _J = 25°C		2		
T _{MON}		T _J = –40°C to 140°C				ns
т		T _J = 25°C		2		
I MOFF	From LO OFF to HO ON	T _J = –40°C to 140°C				ns
t _R	LO rise time	C _{LOAD} = 1000 pF, from 10% to	-	8		ns
t _R	HO rise time	90%		8		ns
t⊦	LO fall time	C _{LOAD} = 1000 pF, from 90% to		4		ns
t⊦	HO fall time	10%		4		ns
t _R	LO, HO	C _{LOAD} = 0.1 µF, (3 V to 9 V)		0.38		μs
t⊦	LO, HO	C _{LOAD} = 0.1 µF, (9 V to 3 V)		0.16		μs
Minimum input pulse width that changes the output					50	ns
Bootstrap diode turnoff time ⁽¹⁾⁽²⁾		$I_F = 20 \text{ mA}, I_{REV} = 0.5 \text{ A}^{(3)}$			20	ns

(1) Ensured by design.

(2) IF: Forward current applied to bootstrap diode, IREV: Reverse current applied to bootstrap diode.

(3) Typical values for $T_A = 25^{\circ}C$.





Figure 1. Timing Diagram




Typical Characteristics







SLM27211











Device Functional Modes

The device operates in normal mode and UVLO mode. See the *Undervoltage Lockout (UVLO)* section for information on UVLO operation mode. In the normal mode the output state is dependent on states of the HI and LI pins. Table 2 lists the output states for different input pin combinations.

HI PIN	LI PIN	HO ⁽¹⁾	LO ⁽²⁾
L	L	L	L
L	Н	L	Н
Н	L	Н	L
Н	Н	Н	Н

		-			
Т	ahla	2	Device		Tahla
	anc	۷.	Device	LUGIC	Iable

(1) HO is measured with respect to HS.

(2) LO is measured with respect to VSS.

Application Information

To affect fast switching of power devices and reduce associated switching power losses, a powerful gate driver is employed between the PWM output of controllers and the gates of the power semiconductor devices. Also, gate drivers are indispensable when it is impossible for the PWM controller to directly drive the gates of the switching devices. With the advent of digital power, this situation will be often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which cannot effectively turn on a power switch. Level shifting circuitry is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate with digital power because they lack level-shifting capability. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also find other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers, and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses from the controller into the driver.

Power Dissipation

Power dissipation of the gate driver has two portions as shown in Equation 1.

$P_{DISS} = P_{DC} + P_{SW}$

The DC portion of the power dissipation is $P_{DC} = I_Q \times VDD$ where I_Q is the quiescent current for the driver. The quiescent current is the current consumed by the device to bias all internal circuits such as input stage, reference voltage, logic circuits, protections, and also any current associated with switching of internal devices when the driver output changes state (such as charging and discharging of parasitic capacitances, parasitic shoot-through, and so forth). The SLM27211 features very low quiescent currents (less than 0.17 mA, refer to the *Electrical Characteristics* table) and contain internal logic to eliminate any shoot-through in the output driver stage. Thus, the effect of the PDC on the total power dissipation within the gate driver can be safely assumed to be negligible. The power dissipated in the gate-driver package during switching (PSW) depends on the following factors:

- Gate charge required of the power device (usually a function of the drive voltage VG, which is very close to input bias supply voltage VDD)
- Switching frequency
- Use of external gate resistors. When a driver device is tested with a discrete, capacitive load calculating the power that is required from the bias supply is fairly simple. The energy that must be transferred from the bias supply to charge the capacitor is given by Equation 2.

```
EG = \frac{1}{2}C_{LOAD} \times V_{DD}^{2}
```

where

•

- CLOAD is load capacitor
- $\bullet \qquad V_{\text{DD}} \text{ is bias voltage feeding the driver} \\$

(2)

(1)



There is an equal amount of energy dissipated when the capacitor is charged and when it is discharged. This leads to a total power loss given by Equation 3.

$$PG = C_{LOAD} \times V_{DD}^{2} \times f_{SW}$$

where

• f_{SW} is the switching frequency

(3)

(4)

The switching load presented by a power MOSFET/IGBT is converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications of typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge Qg, determine the power that must be dissipated when switching a capacitor which is calculated using the equation $Q_G = C_{LOAD} \times V_{DD}$ to provide Equation 4 for power.

$$P_G = C_{LOAD} \times V_{DD}^2 \times f_{SW} = Q_G \times V_{DD} \times f_{SW}$$

This power P_G is dissipated in the resistive elements of the circuit when the MOSFET/IGBT is being turned on and off. Half of the total power is dissipated when the load capacitor is charged during turnon, and the other half is dissipated when the load capacitor is discharged during turnoff. When no external gate resistor is employed between the driver and MOSFET/IGBT, this power is completely dissipated inside the driver package. With the use of external gate-drive resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor.


Power Supply Recommendations

The bias supply voltage range for which the SLM27211 device is recommended to operate is from 8 V to 17 V. The lower end of this range is governed by the internal undervoltage-lockout (UVLO) protection feature on the V_{DD} pin supply circuit blocks. Whenever the driver is in UVLO condition when the V_{DD} pin voltage is below the V_(ON) supply start threshold, this feature holds the output low, regardless of the status of the inputs. The upper end of this range is driven by the 20-V absolute maximum voltage rating of the V_{DD} pin of the device (which is a stress rating). Keeping a 3-V margin to allow for transient voltage spikes, the maximum recommended voltage for the V_{DD} pin bias voltage has exceeded the threshold voltage and device begins to operate, and if the voltage drops, then the device continues to deliver normal functionality unless the voltage drop exceeds the hysteresis specification V_{DD(hys)}. Therefore, ensuring that, while operating at or near the 8-V range, the voltage ripple on the auxiliary power supply output is smaller than the hysteresis specification of the device is important to avoid triggering device shutdown. During system shutdown, the device operation continues until the V_{DD} pin voltage has dropped below the V_(OFF) threshold, which must be accounted for while evaluating system shutdown timing design requirements. Likewise, at system start-up the device does not begin operation until the V_{DD} pin voltage has exceeded the V_(ON) threshold.

The quiescent current consumed by the internal circuit blocks of the device is supplied through the V_{DD} pin. Although this fact is well known, it is important to recognize that the charge for source current pulses delivered by the HO pin is also supplied through the same V_{DD} pin. As a result, every time a current is sourced out of the HO pin, a corresponding current pulse is delivered into the device through the V_{DD} pin. Thus, ensure that a local bypass capacitor is provided between the V_{DD} and GND pins and located as close to the device as possible for the purpose of decoupling is important. A low-ESR, ceramic surface-mount capacitor is required. Sillumin recommends using a capacitor in the range 0.22 µF to 4.7 µF between V_{DD} and GND. In a similar manner, the current pulses delivered by the LO pin are sourced from the HB pin. Therefore a 0.022-µF to 0.1-µF local decoupling capacitor is recommended between the HB and HS pins.




Typical Application







Typical Application (continued)





Typical Application (continued)

Profile Feature	Pb-Free Assembly		
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds		
Average ramp-up rate (Tsmax to Tp)	3°C/second max.		
Liquidous temperature (TL) Time at liquidous (tL) 요구	217°C 60-150 seconds		
Peak package body temperature (Tp)*	Max 260°C		
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds		
Average ramp-down rate (Tp to Tsmax)	6°C/second max.		
Time 25°C to peak temperature	8 minutes max.		

